

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

Data Manual



ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

Literature Number: SPRS692
November 2010

Release History

Release	Date	Chapter/Topic	Description/Comments
1.0	November 2010	All	Initial Release

Contents

1	Features	11
1.1	KeyStone Architecture	12
1.2	Device Description	12
1.3	Functional Block Diagram	14
2	Device Overview	15
2.1	Device Characteristics	15
2.2	DSP Core Description	16
2.3	Memory Map Summary	19
2.4	Boot Sequence	25
2.5	Boot Modes Supported and PLL Settings	26
2.5.1	Boot Device Field	26
2.5.2	Device Configuration Field	27
2.5.3	PLL Boot Configuration Settings	31
2.6	Second-Level Bootloaders	31
2.7	Terminals	32
2.8	Terminal Functions	32
2.9	Development	58
2.9.1	Development Support	58
2.9.2	Device Support	58
3	Device Configuration	61
3.1	Device Configuration at Device Reset	61
3.2	Peripheral Selection After Device Reset	61
3.3	Device State Control Registers	62
3.3.1	Device Status Register	64
3.3.2	Device Configuration Register	65
3.3.3	JTAG ID (JTAGID) Register Description	65
3.3.4	Kicker Mechanism (KICK0 and KICK1) Register	66
3.3.5	LRESETNMI PIN Status (LRSTNMIPINSTAT) Register	66
3.3.6	LRESETNMI PIN Status Clear (LRSTNMIPINSTAT_CLR) Register	67
3.3.7	Reset Status (RESET_STAT) Register	67
3.3.8	Reset Status Clear (RESET_STAT_CLR) Register	68
3.3.9	Boot Complete (BOOTCOMPLETE) Register	69
3.3.10	Power State Control (PWRSTATECTL) Register	69
3.3.11	NMI Even Generation to CorePac (NMIGRx) Register	70
3.3.12	IPC Generation (IPCGRx) Registers	70
3.3.13	IPC Acknowledgement (IPCARx) Registers	71
3.3.14	IPC Generation Host (IPCGRH) Register	72
3.3.15	IPC Acknowledgement Host (IPCARH) Register	73
3.3.16	Timer Input Selection Register (TINPSEL)	73
3.3.17	Timer Output Selection Register (TOUTPSEL)	75
3.3.18	Reset Mux (RSTMUXx) Register	75
3.4	Pullup/Pulldown Resistors	77
4	System Interconnect	79
4.1	Internal Buses, Bridges, and Switch Fabrics	79
4.2	Data Switch Fabric Connections	80
4.3	Configuration Switch Fabric	82
4.4	Bus Priorities	82
5	C66x CorePac	83
5.1	Memory Architecture	84
5.1.1	L1P Memory	84
5.1.2	L1D Memory	85
5.1.3	L2 Memory	85
5.1.4	MSMC SRAM	86
5.1.5	L3 Memory	87
5.2	Memory Protection	87

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010

www.ti.com

5.3	Bandwidth Management	88
5.4	Power-Down Control	88
5.5	C66x CorePac Resets	88
5.6	C66x CorePac Revision	89
5.7	C66x CorePac Register Descriptions	89
6	Device Operating Conditions	91
6.1	Absolute Maximum Ratings	91
6.2	Recommended Operating Conditions	92
6.3	Electrical Characteristics	93
7	TMS320C6674 Peripheral Information and Electrical Specifications	95
7.1	Parameter Information	95
7.1.1	1.8-V Signal Transition Levels	95
7.1.2	Timing Parameters and Board Routing Analysis	96
7.2	Recommended Clock and Control Signal Transition Behavior	98
7.3	Power Supplies	98
7.3.1	Power-Supply Sequencing	98
7.3.2	Power-Down Sequence	105
7.3.3	Power Supply Decoupling and Bulk Capacitors	106
7.3.4	SmartReflex	107
7.4	Enhanced Direct Memory Access (EDMA3) Controller	110
7.4.1	EDMA3 Device-Specific Information	111
7.4.2	EDMA3 Channel Synchronization Events	111
7.4.3	EDMA3 Peripheral Register Description(s)	115
7.5	Interrupts	167
7.5.1	Interrupt Sources and Interrupt Controller	167
7.5.2	INTC Registers	180
7.5.3	Inter-Processor Register Map	186
7.5.4	External Interrupts Electrical Data/Timing	187
7.6	MPU	188
7.6.1	MPU Registers	189
7.6.2	MPU Programmable Range Registers	193
7.7	Reset Controller	202
7.7.1	Power-on Reset	202
7.7.2	Hard Reset	203
7.7.3	Soft Reset	204
7.7.4	Local Reset	205
7.7.5	Reset Priority	205
7.7.6	Reset Controller Register	205
7.7.7	Reset Electrical Data / Timing	205
7.8	Main PLL and PLL Controller	209
7.8.1	Main PLL Controller Device-Specific Information	210
7.8.2	PLL Controller Memory Map	211
7.8.3	Main PLL Control Register	218
7.8.4	Main PLL Controller/SRIO/HyperLink/PCIe Clock Input Electrical Data/Timing	218
7.9	DDR3 PLL	222
7.9.1	DDR3 PLL Control Register	222
7.9.2	DDR3 PLL Device-Specific Information	223
7.9.3	DDR3 PLL Input Clock Electrical Data/Timing	223
7.10	PASS PLL	224
7.10.1	PASS PLL Control Register	224
7.10.2	PASS PLL Device-Specific Information	225
7.11	DDR3 Memory Controller	226
7.11.1	DDR3 Memory Controller Device-Specific Information	226
7.11.2	DDR3 Memory Controller Electrical Data/Timing	227
7.12	I ² C Peripheral	227
7.12.1	I ² C Device-Specific Information	227
7.12.2	I ² C Peripheral Register Description(s)	228
7.12.3	I ² C Electrical Data/Timing	229

7.13	SPI Peripheral	232
7.13.1	SPI Electrical Data/Timing	232
7.14	HyperLink Peripheral	235
7.15	UART Peripheral	237
7.16	PCIe Peripheral	238
7.17	TSIP Peripheral	238
7.18	EMIF16 Peripheral	238
7.19	Packet Accelerator	239
7.20	Security Accelerator	239
7.21	Ethernet MAC (EMAC)	240
7.22	Management Data Input/Output (MDIO)	241
7.23	Timers	242
7.23.1	Timers Device-Specific Information	242
7.23.2	Timers Electrical Data/Timing	242
7.24	Serial RapidIO (SRIO) Port	243
7.25	General-Purpose Input/Output (GPIO)	244
7.25.1	GPIO Device-Specific Information	244
7.25.2	GPIO Electrical Data/Timing	244
7.26	Semaphore2	244
7.27	Emulation Features and Capability	245
7.27.1	Advanced Event Triggering (AET)	245
7.27.2	Trace	245
7.27.3	IEEE 1149.1 JTAG	246
8	Mechanical Data	249
8.1	Thermal Data	249
8.2	Packaging Information	249
8.3	Package CYP	250

List of Figures

Figure 1-1	Functional Block Diagram	14
Figure 2-1	TMS320C6674 DSP Core Data Paths	18
Figure 2-2	Boot Mode Pin Decoding	26
Figure 2-3	Sleep / EMIF16 Configuration Bit Fields	27
Figure 2-4	Ethernet (SGMII) Device Configuration Bit Fields	27
Figure 2-5	Serial Rapid I/O Device Configuration Bit Fields	28
Figure 2-6	PCI Device Configuration Bit Fields	28
Figure 2-7	I ² C Master Mode Device Configuration Bit Fields	29
Figure 2-8	I ² C Passive Mode Device Configuration Bit Fields	30
Figure 2-9	SPI Device Configuration Bit Fields	30
Figure 2-10	HyperLink Boot Device Configuration Fields	31
Figure 2-11	CYP 841-Pin BGA Package Bottom View	32
Figure 3-1	Device Status Register	64
Figure 3-2	Device Configuration Register (DEVCFG)	65
Figure 3-3	JTAG ID (JTAGID) Register	65
Figure 3-4	LRESETNMI PIN Status Register (LRSTNMIPINSTAT)	66
Figure 3-5	LRESETNMI PIN Status Clear Register (LRSTNMIPINSTAT_CLR)	67
Figure 3-6	Reset Status Register (RESET_STAT)	67
Figure 3-7	Reset Status Clear Register (RESET_STAT_CLR)	68
Figure 3-8	Boot Complete Register (BOOTCOMPLETE)	69
Figure 3-9	Power State Control Register (PWRSTATECTL)	69
Figure 3-10	NMI Generation Register (NMIGRx)	70
Figure 3-11	IPC Generation Registers (IPCGRx)	71
Figure 3-12	IPC Acknowledgement Registers (IPCARx)	71
Figure 3-13	IPC Generation Registers (IPCGRH)	72
Figure 3-14	IPC Acknowledgement Register (IPCARH)	73
Figure 3-15	Timer Input Selection Register (TINPSEL)	73
Figure 3-16	Timer Output Selection Register (TOUTPSEL)	75
Figure 3-17	Reset Mux Register RSTMUXx	75
Figure 4-1	Packed DMA Priority Allocation Register (PKTDMA_PRI_ALLOC)	82
Figure 5-1	C66x CorePac Block Diagram	83
Figure 5-2	TMS320C6674 L1P Memory Configurations	84
Figure 5-3	TMS320C6674 L1D Memory Configurations	85
Figure 5-4	TMS320C6674 L2 Memory Configurations	86
Figure 7-1	Test Load Circuit for AC Timing Measurements	95
Figure 7-2	Input and Output Voltage Reference Levels for AC Timing Measurements	95
Figure 7-3	Rise and Fall Transition Time Voltage Reference Levels	96
Figure 7-4	Board-Level Input/Output Timings	97
Figure 7-5	<u>POR</u> -Controlled Power Sequencing — Core Before IO	100
Figure 7-6	<u>POR</u> -Controlled Power Sequencing — IO Before Core	101
Figure 7-7	<u>RESETFULL</u> -Controlled Device Initialization — Core Before IO	103
Figure 7-8	<u>RESETFULL</u> -Controlled Device Initialization — IO Before Core	104
Figure 7-9	SmartReflex 4-Pin VID Interface Timing	107
Figure 7-10	SmartReflex I ² C Interface Receive Timings	108
Figure 7-11	SmartReflex I ² C Interface Transmit Timings	109
Figure 7-12	TMS320C6674 Interrupt Topology	168
Figure 7-13	NMI and Local Reset Timing	187
Figure 7-14	Configuration Register (CONFIG)	193
Figure 7-15	Programmable Range n Start Address Register (PROGn_MPSAR)	194
Figure 7-16	Programmable Range n End Address Register (PROGn_MPEAR)	196
Figure 7-17	Programmable Range n Memory Protection Page Attribute Register (PROGn_MPPA)	199

Figure 7-18	Power-On Reset Timing.....	206
Figure 7-19	Full-Reset Timing.....	206
Figure 7-20	Hard-Reset Timing.....	207
Figure 7-21	Soft-Reset Timing	207
Figure 7-22	Boot Configuration Timing	207
Figure 7-23	Main PLL and PLL Controller	209
Figure 7-24	PLL Secondary Control Register (SECCTL)	213
Figure 7-25	PLL Controller Divider Register (PLLDIVn)	213
Figure 7-26	PLL Controller Clock Align Control Register (ALNCTL)	214
Figure 7-27	PLLDIV Divider Ratio Change Status Register (DCHANGE)	214
Figure 7-28	SYSCLK Status Register (SYSTAT)	215
Figure 7-29	Reset Type Status Register (RSTYPE).....	215
Figure 7-30	Reset Control Register (RSTCTRL)	216
Figure 7-31	Reset Configuration Register (RSTCFG)	217
Figure 7-32	Reset Isolation Register (RSISO)	217
Figure 7-33	Main PLL Control Register (MAINPLLCTL)	218
Figure 7-34	Main PLL Controller/SRIO/HyperLink/PCle Clock Input Timing	220
Figure 7-35	PLL Transition Time.....	221
Figure 7-36	DDR3 PLL Block Diagram	222
Figure 7-37	DDR3 PLL Control Register (DDR3PLLCTL)	222
Figure 7-38	DDR3 PLL DDRCLK Timing	223
Figure 7-39	PASS PLL Block Diagram	224
Figure 7-40	PASS PLL Control Register (PASSPLLCTL)	224
Figure 7-41	PASS PLL Timing	225
Figure 7-42	I ² C Module Block Diagram	228
Figure 7-43	I ² C Receive Timings	230
Figure 7-44	I ² C Transmit Timings	231
Figure 7-45	SPI Master Mode Timing Diagrams — Base Timings for 3 Pin Mode.....	234
Figure 7-46	SPI Additional Timings for 4 Pin Master Mode with Chip Select Option	234
Figure 7-47	HyperLink Station Management Clock Timing	236
Figure 7-48	HyperLink Station Management Transmit Timing.....	236
Figure 7-49	HyperLink Station Management Receive Timing.....	236
Figure 7-50	UART Receive Timing Waveform	237
Figure 7-51	UART CTS (Clear-to-Send Input) — Autoflow Timing Waveform	237
Figure 7-52	UART Transmit Timing Waveform	238
Figure 7-53	UART RTS (Request-to-Send Output) — Autoflow Timing Waveform	238
Figure 7-54	MACID1 Register	240
Figure 7-55	MACID2 Register	240
Figure 7-56	MDIO Input Timing	241
Figure 7-57	MDIO Output Timing	241
Figure 7-58	Timer Timing.....	243
Figure 7-59	GPIO Timing	244
Figure 7-60	Trace Timing	246
Figure 7-61	JTAG Test-Port Timing	247
Figure 7-62	HS-RTDX Timing.....	247
Figure 8-1	CYP (S–PBGA–N841) Pb-Free Plastic Ball Grid Array	250

List of Tables

Table 2-1	Characteristics of the TMS320C6674 Processor	15
Table 2-2	Memory Map Summary for TMS320C6674.....	19
Table 2-3	Boot Mode Pins: Boot Device Values	26
Table 2-4	Sleep / EMIF16 Configuration Bit Field Descriptions.....	27
Table 2-5	Ethernet (SGMII) Configuration Bit Field Descriptions	27
Table 2-6	Serial Rapid I/O Configuration Bit Field Descriptions	28
Table 2-7	PCI Device Configuration Bit Field Descriptions.....	28
Table 2-8	BAR Config / PCIe Window Sizes	29
Table 2-9	I ² C Master Mode Device Configuration Field Descriptions.....	29
Table 2-10	I ² C Passive Mode Device Configuration Field Descriptions	30
Table 2-11	SPI Device Configuration Field Descriptions	30
Table 2-12	HyperLink Boot Device Configuration Field Descriptions.....	31
Table 2-13	C66x DSP System PLL Configuration	31
Table 2-14	I/O Functional Symbol Definitions	32
Table 2-15	Terminal Functions — Signals and Control by Function	33
Table 2-16	Terminal Functions — Power and Ground.....	45
Table 2-17	Terminal Functions — By Signal Name	46
Table 2-18	Terminal Functions — By Ball Number	51
Table 3-1	TMS320C6674 Device Configuration Pins.....	61
Table 3-2	Device State Control Registers	62
Table 3-3	Device Status Register Field Descriptions.....	64
Table 3-4	Device Configuration Register Field Descriptions	65
Table 3-5	JTAG ID Register Field Descriptions	66
Table 3-6	LRESETNMI PIN Status Register (LRSTNMIPINSTAT) Field Descriptions	66
Table 3-7	LRESETNMI PIN Status Clear Register (LRSTNMIPINSTAT_CLR) Field Descriptions.....	67
Table 3-8	Reset Status Register (RESET_STAT) Field Descriptions	68
Table 3-9	Reset Status Clear Register (RESET_STAT_CLR) Field Descriptions	68
Table 3-10	Boot Complete Register (BOOTCOMPLETE) Field Descriptions.....	69
Table 3-11	Power State Control Register (PWRSTATECTL) Field Descriptions.....	70
Table 3-12	NMI Generation Register (NMIGRx) Field Descriptions.....	70
Table 3-13	IPC Generation Registers (IPCGRx) Field Descriptions	71
Table 3-14	IPC Acknowledgement Registers (IPCARx) Field Descriptions.....	72
Table 3-15	IPC Generation Registers (IPCGRH) Field Descriptions.....	72
Table 3-16	IPC Acknowledgement Register (IPCARH) Field Descriptions	73
Table 3-17	Timer Input Selection Field Description (TINPSEL)	73
Table 3-18	Timer Output Selection Field Description (TOUTPSEL)	75
Table 3-19	Reset Mux Register Field Descriptions.....	76
Table 4-1	DSP/2 Data SCR Connection Matrix	80
Table 4-2	DSP/3 Data SCR Connection Matrix	80
Table 4-3	Packed DMA Priority Allocation Register (PKTDMA_PRI_ALLOC) Field Descriptions	82
Table 5-1	Available Memory Page Protection Schemes	87
Table 5-2	C66x CorePac Reset (Global or Local).....	88
Table 5-3	CorePac Revision ID Register (MM_REVID).....	89
Table 5-4	CorePac Revision ID Register (MM_REVID) Field Descriptions.....	89
Table 6-1	Absolute Maximum Ratings.....	91
Table 6-2	Recommended Operating Conditions	92
Table 6-3	Electrical Characteristics	93
Table 7-1	Board-Level Timing Example.....	96
Table 7-2	Power Supply Rails on TMS320C6674	98
Table 7-3	POR-Controlled Power Sequencing — Core Before IO.....	100

Table 7-4	POR-Controlled Power Sequencing — IO Before Core	102
Table 7-5	RESETFULL-Controlled Device Initialization — Core Before IO	103
Table 7-6	RESETFULL-Controlled Device Initialization — IO Before Core	105
Table 7-7	Clock Sequencing	106
Table 7-8	SmartReflex 4-Pin VID Interface Switching Characteristics	107
Table 7-9	SmartReflex I ² C Interface Timing Requirements	107
Table 7-10	SmartReflex I ² C Interface Switching Characteristics	108
Table 7-11	EDMA3 Parameter RAM Contents	111
Table 7-12	TPCC0 Events for C6674	112
Table 7-13	TPCC1 Events for C6674	112
Table 7-14	TPCC3 Events for C6674	114
Table 7-15	EDMA3 Channel Controller 0 Registers	115
Table 7-16	EDMA3 Channel Controller 1 Registers	126
Table 7-17	EDMA3 Channel Controller 2 Registers	139
Table 7-18	EDMA3 Channel Controller 0 Parameter RAM	152
Table 7-19	EDMA3 Channel Controller 1 Parameter RAM	152
Table 7-20	EDMA3 Channel Controller 2 Parameter RAM	153
Table 7-21	EDMA3 TPCC0 Transfer Controller 0 Registers	153
Table 7-22	EDMA3 TPCC0 Transfer Controller 1 Registers	155
Table 7-23	EDMA3 TPCC 1 Transfer Controller 0 Registers	156
Table 7-24	EDMA3 TPCC1 Transfer Controller 1 Registers	157
Table 7-25	EDMA3 TPCC1 Transfer Controller 2 Registers	159
Table 7-26	EDMA3 TPCC1 Transfer Controller 3 Registers	160
Table 7-27	EDMA3 TPCC2 Transfer Controller 0 Registers	162
Table 7-28	EDMA3 TPCC2 Transfer Controller 1 Registers	163
Table 7-29	EDMA3 TPCC2 Transfer Controller 2 Registers	164
Table 7-30	EDMA3 TPCC2 Transfer Controller 3 Registers	166
Table 7-31	TMS320C6674 System Event Mapping — C66x CorePac Primary Interrupts	168
Table 7-32	INTC0 Event Inputs (Secondary Interrupts for C66x CorePacs)	172
Table 7-33	INTC2 Event Inputs (Secondary Events for TPCC1 and TPCC2)	175
Table 7-34	INTC3 Event Inputs (Secondary Events for TPCC0 and HyperLink)	179
Table 7-35	INTC0/INTC1 Register	180
Table 7-36	INTC2 Register	183
Table 7-37	INTC3 Register	185
Table 7-38	IPC Generation Registers (IPCGRx)	186
Table 7-39	NMI and Local Reset Timing Requirements	187
Table 7-40	MPU Default Configuration	188
Table 7-41	MPU Memory Regions	188
Table 7-42	Device Master Settings	188
Table 7-43	MPU0 Registers	189
Table 7-44	MPU1 Registers	190
Table 7-45	MPU2 Registers	191
Table 7-46	MPU3 Registers	192
Table 7-47	Configuration Register (CONFIG) Field Descriptions	193
Table 7-48	Programmable Range n Start Address Register (PROGn_MPSAR) Field Descriptions (MPU0)	194
Table 7-49	Programmable Range n Start Address Register (PROGn_MPSAR) Field Descriptions (MPU1)	195
Table 7-50	Programmable Range n Start Address Register (PROGn_MPSAR) Field Descriptions (MPU2)	195
Table 7-51	Programmable Range n Start Address Register (PROGn_MPSAR) Field Descriptions (MPU3)	196
Table 7-52	Programmable Range n End Address Register (PROGn_MPEAR) Field Descriptions (MPU0)	196
Table 7-53	Programmable Range n End Address Register (PROGn_MPEAR) Field Descriptions (MPU1)	197
Table 7-54	Programmable Range n End Address Register (PROGn_MPEAR) Field Descriptions (MPU2)	197
Table 7-55	Programmable Range n End Address Register (PROGn_MPEAR) Field Descriptions (MPU3)	198
Table 7-56	Programmable Range n Memory Protection Page Attribute Register (PROGn_MPPA) Field Descriptions	199
Table 7-57	Programmable Range n Memory Protection Page Attribute Register (PROGn_MPPA) Reset Values	201

Table 7-58	Reset Types	202
Table 7-59	Reset Timing Requirements	205
Table 7-60	Reset Switching Characteristics Over Recommended Operating Conditions	206
Table 7-61	Boot Configuration Timing Requirements	207
Table 7-62	Main PLL Stabilization, Lock, and Reset Times	211
Table 7-63	PLL Controller Registers (Including Reset Controller)	212
Table 7-64	PLL Secondary Control Register (SECCTL) Field Descriptions	213
Table 7-65	PLL Controller Divider Register (PLLDIVn) Field Descriptions	213
Table 7-66	PLL Controller Clock Align Control Register (ALNCTL) Field Descriptions	214
Table 7-67	PLLDIV Divider Ratio Change Status Register (DCHANGE) Field Descriptions	215
Table 7-68	SYCLK Status Register (SYSTAT) Field Descriptions	215
Table 7-69	Reset Type Status Register (RSTYPE) Field Descriptions	216
Table 7-70	Reset Control Register (RSTCTRL) Field Descriptions	216
Table 7-71	Reset Configuration Register (RSTCFG) Field Descriptions	217
Table 7-72	Reset Isolation Register (RSISO) Field Descriptions	218
Table 7-73	Main PLL Control Register Field Descriptions	218
Table 7-74	Main PLL Controller/SRIO/HyperLink/PCle Clock Input Timing Requirements	219
Table 7-75	DDR3 PLL Control Register Field Descriptions	222
Table 7-76	DDR3 PLL DDRREFCLK(N P) Timing Requirements	223
Table 7-77	PASS PLL Control Register Field Descriptions	224
Table 7-78	PASS PLL Timing Requirements	225
Table 7-79	I ² C Registers	228
Table 7-80	I ² C Timing Requirements	229
Table 7-81	I ² C Switching Characteristics	230
Table 7-82	SPI Timing Requirements	232
Table 7-83	SPI Switching Characteristics	232
Table 7-84	HyperLink Peripheral Timing Requirements	235
Table 7-85	HyperLink Peripheral Switching Characteristics	235
Table 7-86	UART Timing Requirements	237
Table 7-87	UART Switching Characteristics	238
Table 7-88	MACID1 Register Field Descriptions	240
Table 7-89	MACID2 Register Field Descriptions	240
Table 7-90	MDIO Timing Requirements	241
Table 7-91	MDIO Switching Characteristics	241
Table 7-92	Timer Input Timing Requirements	242
Table 7-93	Timer Output Switching Characteristics	242
Table 7-94	GPIO Input Timing Requirements	244
Table 7-95	GPIO Output Switching Characteristics	244
Table 7-96	Trace Switching Characteristics	245
Table 7-97	JTAG Test Port Timing Requirements	246
Table 7-98	JTAG Test Port Switching Characteristics	246
Table 7-99	HS-RTDX Switching Characteristics	247
Table 8-1	Thermal Resistance Characteristics (PBGA Package) [CMH/GMH]	249

1 Features

- **Four TMS320C66x™ DSP Core Subsystems (C66x CorePacs), Each with**
 - **1.25 GHz C66x Fixed/Floating-Point CPU Core**
 - › 40 GMAC/Core for Fixed Point @ 1.25 GHz
 - › 20 GFLOP/Core for Floating Point @ 1.25 GHz
 - **Memory**
 - › 32K Byte L1P Per Core
 - › 32K Byte L1D Per Core
 - › 512K Byte Local L2 Per Core
- **Multicore Shared Memory Controller (MSMC)**
 - 4096 KB MSM SRAM Memory Shared by Four DSP C66x CorePacs
 - Memory Protection Unit for Both MSM SRAM and DDR3_EMIF
- **Multicore Navigator**
 - 8192 Multipurpose Hardware Queues with Queue Manager
 - Packet-Based DMA for Zero-Overhead Transfers
- **Network Coprocessors**
 - **Packet Accelerator Enables Support for**
 - › Transport Plane IPsec, GTP-U, SCTP, PDCP
 - › L2 User Plane PDCP (RoHC, Air Ciphing)
 - › 1 Gbps Wire Speed Throughput at 1.5M Packets Per Second
 - **Security Accelerator Engine Enables Support for**
 - › IPsec, SRTP, 3GPP, WiMAX Air Interface, and SSL/TLS Security
 - › ECB, CBC, CTR, F8, A5/3, CCM, GCM, HMAC, CMAC, GMAC, AES, DES, 3DES, Kasumi, SNOW 3G, SHA-1, SHA-2 (256-bit Hash), MD5
 - › Up to 2.8 Gbps Encryption Speed
- **Peripherals**
 - **Four Lanes of SRIO 2.1**
 - › 1.24/2.5/3.125/5 GBaud Operation Supported Per Lane
 - › Supports Direct I/O, Message Passing
 - › Supports Four 1x, Two 2x, One 4x, and Two 1x + One 2x Link Configurations
 - **Two Lanes PCIe Gen2**
 - › Supports Up To 5 GBaud Per Lane
 - **HyperLink**
 - › Supports Connections to Other KeyStone Architecture Devices Providing Resource Scalability
 - › Supports up to 50 Gbaud
 - **Ethernet MAC Subsystem (EMAC)**
 - › Two SGMII Ports
 - › Supports 10/100/1000 Mbps operation
 - **64-Bit DDR3 Interface (DDR3-1600)**
 - › 8G Byte Addressable Memory Space
 - **16-Bit EMIF**
 - › Support For Up To 256MB NAND Flash and 16MB NOR Flash
 - › Support For Asynchronous SRAM up to 1MB
 - **Two Telecom Serial Ports (TSIP)**
 - › Supports 1024 DS0s Per TSIP
 - › Supports 2/4/8 Lanes at 32.768/16.384/8.192 Mbps Per Lane
 - **UART Interface**
 - **I²C Interface**
 - **16 GPIO Pins**
 - **SPI Interface**
 - **Semaphore Module**
 - **Eight 64-Bit Timers**
 - **Three On-Chip PLLs**
- **Commercial Temperature:**
 - 0°C to 100°C
- **Extended Temperature:**
 - -40°C to 105°C

1.1 KeyStone Architecture

TI's KeyStone Multicore Architecture provides a high performance structure for integrating RISC and DSP cores with application specific coprocessors and I/O. KeyStone is the first of its kind that provides adequate internal bandwidth for nonblocking access to all processing cores, peripherals, coprocessors, and I/O. This is achieved with four main hardware elements: Multicore Navigator, TeraNet, Multicore Shared Memory Controller, and HyperLink.

Multicore Navigator is an innovative packet-based manager that controls 8192 queues. When tasks are allocated to the queues, Multicore Navigator provides hardware-accelerated dispatch that directs tasks to the appropriate available hardware. The packet-based system on a chip (SoC) uses the two Tbps capacity of the TeraNet switched central resource to move packets. The Multicore Shared Memory Controller enables processing cores to access shared memory directly without drawing from TeraNet's capacity, so packet movement cannot be blocked by memory access.

HyperLink provides a 50-Gbps chip-level interconnect that allows SoCs to work in tandem. Its low-protocol overhead and high throughput make Hyperlink an ideal interface for chip-to-chip interconnections. Working with Multicore Navigator, HyperLink dispatches tasks to tandem devices transparently and executes tasks as if they are running on local resources.

1.2 Device Description

The TMS320C6674 DSP is a highest-performance fixed/floating-point DSP that is based on TI's KeyStone multicore architecture. Integrated with the new and innovative C66x DSP core, this device can run at a core speed of up to 1.25 GHz. For developers of a broad range of applications, such as mission critical, medical imaging, test and automation and other applications requiring high performance, TI's TMS320C6674 DSP offers 5 GHz cumulative DSP and enables a platform that is power efficient and easy to use. In addition, it is fully backward compatible with all existing C6000 family of fixed and floating point DSPs.

TI's Keystone architecture provides a programmable platform integrating various subsystems (C66x cores, Memory subsystem, Peripherals and accelerators) and uses several innovative components and techniques to maximize intra device and inter device communication that allows the various DSP resources to operate efficiently and seamlessly. Central to this architecture are key components such as Multicore navigator that allow for efficient data management between the various chip components, Teranet switch fabric that is a 2 TB non-blocking switch fabric enabling fast and contention free internal data movement, as well as the Multicore shared memory controller that allows access to shared and external memory directly without drawing from switch fabric capacity.

For fixed point use, the C66x core has 4X the multiply accumulate (MAC) capability of current generation C64x+ cores. In addition, the C66x core integrates floating point capability and the per core raw computational performance is an industry-leading 32 MACS/cycle and 16 flops/cycle. It can execute 8 single precision floating point MAC operations per cycle and can perform double and mixed precision operations and is IEEE754 compliant. The C66x core incorporates 90 new instructions targeted for floating point and vector math oriented processing, compared to the C64x+ core. These enhancements yield sizeable performance improvements in popular DSP kernels used in signal processing, mathematical, and image acquisition functions. The C66x core is backwards code compatible with TI's previous generation C6000 fixed and floating point DSP cores, ensuring software portability and shortened software development cycles for applications migrating to faster hardware.

The C6674 DSP integrates a large amount of on-chip memory. In addition to 32KB of L1 program and data cache, there is 512KB of dedicated memory per core that can be configured as mapped RAM or cache. The device also integrates 4096KB of Multicore Shared Memory that can be used as a shared L2 SRAM and/or shared L3 SRAM. All L2 memories incorporate error detection and error correction. For fast access to external memory this device includes 64 bit DDR-3 running at 1600MHz and has ECC DRAM support.


This family supports a plethora of high speed standard interfaces including RapidIO ver 2, PCI Express Gen2 and Gigabit Ethernet, as well as an integrated Ethernet switch. It also includes I²C, UART, Telecom Serial Port (TSIP) and a 16 bit EMIF interface, along with general purpose CMOS IO. For high throughput, low latency communication between devices or with an FPGA, this device also sports a 50Gbps FD interface called Hyperlink. Adding to the network awareness of this device is a network co-processor which includes both packet and optional security acceleration. The packet accelerator can process up to 1.5 M packets/s and enables a single IP address to be used for the entire multicore C6674 device. It also provides L2 to L4 classification, along with checksum and QoS capabilities.

The C6674 device has a complete set of development tools, which includes: an enhanced C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows® debugger interface for visibility into source code execution.

1.3 Functional Block Diagram

Figure 1-1 shows the functional block diagram of the TMS320C6674 device.

Figure 1-1 Functional Block Diagram



ADVANCE INFORMATION

2 Device Overview

2.1 Device Characteristics

Table 2-1 provides an overview of the TMS320C6674 DSP. The table shows significant features of the device, including the capacity of on-chip RAM, the peripherals, the DSP frequency, and the package and pin count.

Table 2-1 Characteristics of the TMS320C6674 Processor

HARDWARE FEATURES		TMS320C6674
Peripherals	DDR3 Memory Controller (64-bit bus width) [1.5 V I/O] (clock source = DDRREFCLKN P)	1
	EDMA3 (16 independent channels) [DSP/2 clock rate]	1
	EDMA3 (64 independent channels) [DSP/3 clock rate]	2
	High-speed 1×/2×/4× Serial RapidIO Port (4 lanes)	1
	PCIe (2 lanes)	1
	10/100/1000 Ethernet MAC (EMAC)	2
	Management Data Input/Output (MDIO)	1
	HyperLink	1
	EMIF16	1
	TSIP	2
	SPI	1
	UART	1
	I ² C	1
	64-Bit Timers (Configurable) (internal clock source = DSP/6 clock frequency)	8 64-bit (each configurable as 2 32-bit timers)
	General-Purpose Input/Output Port (GPIO)	16
Accelerators	Packet Accelerator	1
	Security Accelerator ⁽¹⁾	1
On-Chip Memory	Size (Bytes)	6528KB
	Organization	128KB L1 Program Memory [SRAM/Cache] 128KB L1 Data Memory [SRAM/Cache] 2048KB L2 Unified Memory/Cache 4096KB MSM SRAM 128KB L3 ROM
C66x CorePac Revision ID	CorePac Revision ID Register (address location: 0181 2000h)	See Section 5.6 “C66x CorePac Revision” on page 89.
JTAG BSDL_ID	JTAGID register (address location: 0262 0018h)	See Section 3.3.3 “JTAG ID (JTAGID) Register Description” on page 65
Frequency	MHz	1250 (1.25 GHz)
		1000 (1.0 GHz)
Cycle Time	ns	1 ns
Voltage	Core (V)	SmartReflex variable supply
	I/O (V)	1.0 V, 1.5 V, and 1.8 V
Process Technology	μm	0.040 μm
Product Status ⁽²⁾	Product Preview (PP), Advance Information (AI), or Production Data (PD)	PP
End of Table 2-1		

1 The Crypto Accelerator function is subject to export control and will be enabled *only* for approved device shipments.

2 PRODUCT PREVIEW information concerns experimental products (designated as TMX) that are in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

2.2 DSP Core Description

The C66x Digital Signal Processor (DSP) extends the performance of the C64x+ and C674x DSPs through enhancements and new features. Many of the new features target increased performance for vector processing. The C64x+ and C674x DSPs support 2-way SIMD operations for 16-bit data and 4-way SIMD operations for 8-bit data. On the C66x DSP, the vector processing capability is improved by extending the width of the SIMD instructions. C66x DSPs can execute instructions that operate on 128-bit vectors. For example the QMPY32 instruction is able to perform the element-to-element multiplication between two vectors of four 32-bit data each. The C66x DSP also supports SIMD for floating-point operations. Improved vector processing capability (each instruction can process multiple data in parallel) combined with the natural instruction level parallelism of C6000 architecture (e.g. execution of up to 8 instructions per cycle) results in a very high level of parallelism that can be exploited by DSP programmers through the use of TI's optimized C/C++ compiler.

The C66x DSP consists of eight functional units, two register files, and two data paths as shown in Figure 2-1. The two general-purpose register files (A and B) each contain 32 32-bit registers for a total of 64 registers. The general-purpose registers can be used for data or can be data address pointers. The data types supported include packed 8-bit data, packed 16-bit data, 32-bit data, 40-bit data, and 64-bit data. Multiplies also support 128-bit data. 40-bit-long or 64-bit-long values are stored in register pairs, with the 32 LSBs of data placed in an even register and the remaining 8 or 32 MSBs in the next upper register (which is always an odd-numbered register). 128-bit data values are stored in register quadruplets, with the 32 LSBs of data placed in a register that is a multiple of 4 and the remaining 96 MSBs in the next 3 upper registers.

The eight functional units (.M1, .L1, .D1, .S1, .M2, .L2, .D2, and .S2) are each capable of executing one instruction every clock cycle. The .M functional units perform all multiply operations. The .S and .L units perform a general set of arithmetic, logical, and branch functions. The .D units primarily load data from memory to the register file and store results from the register file into memory.

Each C66x .M unit can perform one of the following fixed-point operations each clock cycle: four 32×32 bit multiplies, sixteen 16×16 bit multiplies, four 16×32 bit multiplies, four 8×8 bit multiplies, four 8×8 bit multiplies with add operations, and four 16×16 multiplies with add/subtract capabilities. There is also support for Galois field multiplication for 8-bit and 32-bit data. Many communications algorithms such as FFTs and modems require complex multiplication. Each C66x .M unit can perform one 16×16 bit complex multiply with or without rounding capabilities, two 16×16 bit complex multiplies with rounding capability, and a 32×32 bit complex multiply with rounding capability. The C66x can also perform two 16×16 bit and one 32×32 bit complex multiply instructions that multiply a complex number with a complex conjugate of another number with rounding capability.

Communication signal processing also requires an extensive use of matrix operations. Each C66x .M unit is capable of multiplying a $[1 \times 2]$ complex vector by a $[2 \times 2]$ complex matrix per cycle with or without rounding capability. A version also exists allowing multiplication of the conjugate of a $[1 \times 2]$ vector with a $[2 \times 2]$ complex matrix.

Each C66x .M unit also includes IEEE floating-point multiplication operations from the C674x DSP, which includes one single-precision multiply each cycle and one double-precision multiply every 4 cycles. There is also a mixed-precision multiply that allows multiplication of a single-precision value by a double-precision value and an operation allowing multiplication of two single-precision numbers resulting in a double-precision number. The C66x DSP improves the performance over the C674x double-precision multiplies by adding a instruction allowing one double-precision multiply per cycle and also reduces the number of delay slots from 10 down to 4. Each C66x .M unit can also perform one the following floating-point operations each clock cycle: one, two, or four single-precision multiplies or a complex single-precision multiply.

The .L and .S units can now support up to 64-bit operands. This allows for new versions of many of the arithmetic, logical, and data packing instructions to allow for more parallel operations per cycle. Additional instructions were added yielding performance enhancements of the floating point addition and subtraction instructions, including the ability to perform one double precision addition or subtraction per cycle. Conversion to/from integer and single-precision values can now be done on both .L and .S units on the C66x. Also, by taking advantage of the larger

operands, instructions were also added to double the number of these conversions that can be done. The .L unit also has additional instructions for logical AND and OR instructions, as well as, 90 degree or 270 degree rotation of complex numbers (up to two per cycle). Instructions have also been added that allow for the computing the conjugate of a complex number.

The MFENCE instruction is a new instruction introduced on the C66x DSP. This instruction will create a DSP stall until the completion of all the DSP-triggered memory transactions, including:

- Cache line fills
- Writes from L1D to L2 or from the CorePac to MSMC and/or other system endpoints
- Victim write backs
- Block or global coherence operations
- Cache mode changes
- Outstanding XMC prefetch requests


This is useful as a simple mechanism for programs to wait for these requests to reach their endpoint. It also provides ordering guarantees for writes arriving at a single endpoint via multiple paths, multiprocessor algorithms that depend on ordering, and manual coherence operations.

For more details on the C66x DSP and its enhancements over the C64x+ and C674x architectures, see the following documents:

- *C66x CPU and Instruction Set Reference Guide* (literature number [SPRUGH7](#))
- *C66x DSP Cache User Guide* (literature number [SPRUGY8](#))
- *C66x CorePac User Guide* (literature number [SPRUGW0](#))

Figure 2-1 shows the DSP core functional units and data paths.

Figure 2-1 TMS320C6674 DSP Core Data Paths



2.3 Memory Map Summary

Table 2-2 shows the memory map address ranges of the TMS320C6674 device.

Table 2-2 Memory Map Summary for TMS320C6674 (Part 1 of 7)

Address		Bytes	Description
Start	End		
00000000	007FFFFFFF	8M	Reserved
00800000	0087FFFFFF	512K	Local L2 SRAM
00880000	00DFFFFFFF	5M+512K	Reserved
00E00000	00E07FFF	32K	Local L1P SRAM
00E08000	00EFFFFFFF	1M-32K	Reserved
00F00000	00F07FFF	32K	L1D SRAM
00F08000	017FFFFFFF	9M-32K	Reserved
01800000	01BFFFFFFF	4M	C66x CorePac Registers
01C00000	01CFFFFFFF	1M	Reserved
01D00000	01D0007F	128	Tracer 0
01D00080	01D07FFF	32K-128	Reserved
01D08000	01D0807F	128	Tracer 1
01D08080	01D0FFFF	32K-128	Reserved
01D10000	01D1007F	128	Tracer 2
01D10080	01D17FFF	32K-128	Reserved
01D18000	01D1807F	128	Tracer3
01D18080	01D1FFFF	32K-128	Reserved
01D20000	01D2007F	128	Tracer 4
01D20080	01D27FFF	32K-128	Reserved
01D28000	01D2807F	128	Tracer 5
01D28080	01D2FFFF	32K-128	Reserved
01D30000	01D3007F	128	Tracer 6
01D30080	01D37FFF	32K-128	Reserved
01D38000	01D3807F	128	Tracer 7
01D38080	01D3FFFF	32K-128	Reserved
01D40000	01D4007F	128	Tracer 8
01D40080	01D47FFF	32K-128	Reserved
01D48000	01D4807F	128	Tracer 9
01D48080	01D4FFFF	32K-128	Reserved
01D50000	01D5007F	128	Tracer 10
01D50080	01D57FFF	32K-128	Reserved
01D58000	01D5807F	128	Tracer 11
01D58080	01D5FFFF	32K-128	Reserved
01D60000	01D6007F	128	Tracer 12
01D60080	01D67FFF	32K-128	Reserved
01D68000	01D6807F	128	Tracer 13
01D68080	01D6FFFF	32K-128	Reserved
01D70000	01D7007F	128	Tracer 14
01D70080	01D77FFF	32K-128	Reserved
01D78000	01D7807F	128	Tracer 15

Table 2-2 Memory Map Summary for TMS320C6674 (Part 2 of 7)

Address		Bytes	Description
Start	End		
01D78080	01D7FFFF	32K-128	Reserved
01D80000	01D8007F	128	Tracer 16
01D80080	01DFFFFFFF	512K-128	Reserved
01E00000	01E3FFFF	256K	Telecom Serial Interface Port (TSIP) 0
01E40000	01E7FFFF	256K	Reserved
01E80000	01EBFFFF	256K	Telecom Serial Interface Port (TSIP) 1
01EC0000	01FFFFFFF	1M +256K	Reserved
02000000	0209FFFF	640K	Packet Accelerator Subsystem Configuration
020A0000	021FFFFFFF	1M + 384K	Reserved
02200000	0220007F	128	Timer0
02200080	0220FFFF	64K-128	Reserved
02210000	0221007F	128	Timer1
02210080	0221FFFF	64K-128	Reserved
02220000	0222007F	128	Timer2
02220080	0222FFFF	64K-128	Reserved
02230000	0223007F	128	Timer3
02230080	0223FFFF	64K-128	Reserved
02240000	0224007F	128	Timer4
02240080	0224FFFF	64K-128	Reserved
02250000	0225007F	128	Timer5
02250080	0225FFFF	64K-128	Reserved
02260000	0226007F	128	Timer6
02260080	0226FFFF	64K-128	Reserved
02270000	0227007F	128	Timer7
02270080	0227FFFF	64K-128	Reserved
02280000	0228007F	128	Reserved
02280080	0228FFFF	64K-128	Reserved
02290000	0229007F	128	Reserved
02290080	0229FFFF	64K-128	Reserved
022A0000	022A007F	128	Reserved
022A0080	022AFFFF	64K-128	Reserved
022B0000	022B007F	128	Reserved
022B0080	022BFFFF	64K-128	Reserved
022C0000	022C007F	128	Reserved
022C0080	022CFFFF	64K-128	Reserved
022D0000	022D007F	128	Reserved
022D0080	022DFFFF	64K-128	Reserved
022E0000	022E007F	128	Reserved
022E0080	022EFFFF	64K-128	Reserved
022F0000	022F007F	128	Reserved
022F0080	022FFFFF	64K-128	Reserved
02300000	0230FFFF	64K	Reserved
02310000	023101FF	512	PLL Controller

Table 2-2 Memory Map Summary for TMS320C6674 (Part 3 of 7)

Address		Bytes	Description
Start	End		
02310200	0231FFFF	64K-512	Reserved
02320000	023200FF	256	GPIO
02320100	0232FFFF	64K-256	Reserved
02330000	023303FF	1K	SmartRlex
02330400	0234FFFF	127K	Reserved
02350000	02350FFF	4K	Power Sleep Controller (PSC)
02351000	0235FFFF	64K-4K	Reserved
02360000	023603FF	1K	Memory Protection Unit (MPU) 0
02360400	02367FFF	31K	Reserved
02368000	023683FF	1K	Memory Protection Unit (MPU) 1
02368400	0236FFFF	31K	Reserved
02370000	023703FF	1K	Memory Protection Unit (MPU) 2
02370400	02377FFF	31K	Reserved
02378000	023783FF	1K	Memory Protection Unit (MPU) 3
02378400	0237FFFF	31K	Reserved
02380000	0243FFFF	768K	Reserved
02440000	02443FFF	16K	DSP Trace Formatter 0
02444000	0244FFFF	48K	Reserved
02450000	02453FFF	16K	DSP Trace Formatter 1
02454000	0245FFFF	48K	Reserved
02460000	02463FFF	16K	DSP Trace Formatter 2
02464000	0246FFFF	48K	Reserved
02470000	02473FFF	16K	DSP Trace Formatter 3
02474000	0247FFFF	48K	Reserved
02480000	02483FFF	16K	Reserved
02484000	0248FFFF	48K	Reserved
02490000	02493FFF	16K	Reserved
02494000	0249FFFF	48K	Reserved
024A0000	024A3FFF	16K	Reserved
024A4000	024AFFFF	48K	Reserved
024B0000	024B3FFF	16K	Reserved
024B4000	024BFFFF	48K	Reserved
024C0000	0252FFFF	448K	Reserved
02530000	0253007F	128	I ² C Data & Control
02530080	0253FFFF	64K-128	Reserved
02540000	0254003F	64	UART
02540400	0254FFFF	64K-64	Reserved
02550000	025FFFFF	704K	Reserved
02600000	02601FFF	8K	Secondary Interrupt Controller (INTC) 0
02602000	02603FFF	8K	Reserved
02604000	02605FFF	8K	Reserved
02606000	02607FFF	8K	Reserved
02608000	02609FFF	8K	Secondary Interrupt Controller (INTC) 2

Table 2-2 Memory Map Summary for TMS320C6674 (Part 4 of 7)

Address		Bytes	Description
Start	End		
0260A000	0260BFFF	8K	Reserved
0260C000	0260DFFF	8K	Secondary Interrupt Controller (INTC) 3
0260E000	0261FFFF	72K	Reserved
02620000	026207FF	2K	Chip-Level Registers (boot cfg)
02620800	0263FFFF	126K	Reserved
02640000	026407FF	2K	Semaphore
02640800	0264FFFF	64K-2K	Reserved
02650000	026FFFFF	704K	Reserved
02700000	02707FFF	32K	EDMA Channel Controller (TPCC) 0
02708000	0271FFFF	96K	Reserved
02720000	02727FFF	32K	EDMA Channel Controller (TPCC) 1
02728000	0273FFFF	96K	Reserved
02740000	02747FFF	32K	EDMA Channel Controller (TPCC) 2
02748000	0275FFFF	96K	Reserved
02760000	027603FF	1K	EDMA TPCC0 Transfer Controller (TPTC) 0
02760400	02767FFF	31K	Reserved
02768000	027683FF	1K	EDMA TPCC0 Transfer Controller (TPTC) 1
02768400	0276FFFF	31K	Reserved
02770000	027703FF	1K	EDMA TPCC1 Transfer Controller (TPTC) 0
02770400	02777FFF	31K	Reserved
02778000	027783FF	1K	EDMA TPCC1 Transfer Controller (TPTC) 1
02778400	0277FFFF	31K	Reserved
02780000	027803FF	1K	EDMA TPCC1 Transfer Controller (TPTC) 2
02780400	02787FFF	31K	Reserved
02788000	027883FF	1K	EDMA TPCC1 Transfer Controller (TPTC) 3
02788400	0278FFFF	31K	Reserved
02790000	027903FF	1K	EDMA TPCC2 Transfer Controller (TPTC) 0
02790400	02797FFF	31K	Reserved
02798000	027983FF	1K	EDMA TPCC2 Transfer Controller (TPTC) 1
02798400	0279FFFF	31K	Reserved
027A0000	027A03FF	1K	EDMA TPCC2 Transfer Controller (TPTC) 2
027A0400	027A7FFF	31K	Reserved
027A8000	027A83FF	1K	EDMA TPCC2 Transfer Controller (TPTC) 3
027A8400	027AFFFF	31K	Reserved
027B0000	027CFFFF	128K	Reserved
027D0000	027D3FFF	16K	TI Embedded Trace Buffer (TETB) core 0
027D4000	027DFFFF	48K	Reserved
027E0000	027E3FFF	16K	TI Embedded Trace Buffer (TETB) core 1
027E4000	027EFFFF	48K	Reserved
027F0000	027F3FFF	16K	TI Embedded Trace Buffer (TETB) core 2
027F4000	027FFFFF	48K	Reserved
02800000	02803FFF	16K	TI Embedded Trace Buffer (TETB) core 3
02804000	0280FFFF	48K	Reserved

Table 2-2 Memory Map Summary for TMS320C6674 (Part 5 of 7)

Address		Bytes	Description
Start	End		
02810000	02813FFF	16K	Reserved
02814000	0281FFFF	48K	Reserved
02820000	02823FFF	16K	Reserved
02824000	0282FFFF	48K	Reserved
02830000	02833FFF	16K	Reserved
02834000	0283FFFF	48K	Reserved
02840000	02843FFF	16K	Reserved
02844000	0284FFFF	48K	Reserved
02850000	02857FFF	32K	TI Embedded Trace Buffer (TETB) — system
02858000	0285FFFF	32K	Reserved
02860000	028FFFFF	640K	Reserved
02900000	02907FFF	32K	Serial RapidIO (SRIO) Configuration
02908000	029FFFFF	1M-32K	Reserved
02A00000	02BFFFFF	2M	Queue Manager Subsystem Configuration
02C00000	07FFFFFF	84M	Reserved
08000000	0800FFFF	64K	Extended Memory Controller (XMC) Configuration
08010000	08BFFFFF	60M-64K	Reserved
08C00000	08CFFFFF	1M	Multicore Shared Memory Controller (MSMC) Config
08D00000	08FFFFFF	3M	Reserved
0C000000	0C3FFFFF	4M	Multicore Shared Memory
0C400000	107FFFFFF	68 M	Reserved
10800000	1087FFFF	512K	Core0 L2 SRAM
10880000	108FFFFF	512K	Reserved
10900000	10DFFFFF	5M	Reserved
10E00000	10E07FFF	32K	Core0 L1P SRAM
10E08000	10EFFFFF	1M-32K	Reserved
10F00000	10F07FFF	32K	Core0 L1D SRAM
10F08000	117FFFFFF	9M-32K	Reserved
11800000	1187FFFF	512K	Core1 L2 SRAM
11880000	118FFFFF	512K	Reserved
11900000	11DFFFFF	5M	Reserved
11E00000	11E07FFF	32K	Core1 L1P SRAM
11E08000	11EFFFFF	1M-32K	Reserved
11F00000	11F07FFF	32K	Core1 L1D SRAM
11F08000	127FFFFFF	9M-32K	Reserved
12800000	1287FFFF	512K	Core2 L2 SRAM
12880000	128FFFFF	512K	Reserved
12900000	12DFFFFF	5M	Reserved
12E00000	12E07FFF	32K	Core2 L1P SRAM
12E08000	12EFFFFF	1M-32K	Reserved
12F00000	12F07FFF	32K	Core2 L1D SRAM
12F08000	137FFFFFF	9M-32K	Reserved
13800000	1387FFFF	512K	Core3 L2 SRAM

Table 2-2 Memory Map Summary for TMS320C6674 (Part 6 of 7)

Address		Bytes	Description
Start	End		
13880000	138FFFFFF	512K	Reserved
13900000	13DFFFFFF	5M	Reserved
13E00000	13E07FFF	32K	Core3 L1P SRAM
13E08000	13EFFFFFF	1M-32K	Reserved
13F00000	13F07FFF	32K	Core3 L1D SRAM
13F08000	147FFFFFF	9M-32K	Reserved
14800000	1487FFFF	512K	Reserved
14880000	148FFFFFF	512K	Reserved
14900000	14DFFFFFF	5M	Reserved
14E00000	14E07FFF	32K	Reserved
14E08000	14EFFFFFF	1M-32K	Reserved
14F00000	14F07FFF	32K	Reserved
14F08000	157FFFFFF	9M-32K	Reserved
15800000	1587FFFF	512K	Reserved
15880000	158FFFFFF	512K	Reserved
15900000	15DFFFFFF	5M	Reserved
15E00000	15E07FFF	32K	Reserved
15E08000	15EFFFFFF	1M-32K	Reserved
15F00000	15F07FFF	32K	Reserved
15F08000	167FFFFFF	9M-32K	Reserved
16800000	1687FFFF	512K	Reserved
16880000	168FFFFFF	512K	Reserved
16900000	16DFFFFFF	5M	Reserved
16E00000	16E07FFF	32K	Reserved
16E08000	16EFFFFFF	1M-32K	Reserved
16F00000	16F07FFF	32K	Reserved
16F08000	177FFFFFF	9M-32K	Reserved
17800000	1787FFFF	512K	Reserved
17880000	178FFFFFF	512K	Reserved
17900000	17DFFFFFF	5M	Reserved
17E00000	17E07FFF	32K	Reserved
17E08000	17EFFFFFF	1M-32K	Reserved
17F00000	17F07FFF	32K	Reserved
17F08000	1FFFFFFF	129M-32K	Reserved
20000000	200FFFFF	1M	System Trace Manager (STM) Configuration
20100000	20AFFFFFF	10M	Reserved
20B00000	20B1FFFF	128K	Boot ROM
20B20000	20BEFFFF	832K	Reserved
20BF0000	20BF03FF	1K	SPI
20BF0400	20BFFFFFF	63K	Reserved
20C00000	20C000FF	256	EMIF-16 Config
20C00100	20FFFFFF	12M - 256	Reserved
21000000	210000FF	256	DDR3 EMIF Configuration

Table 2-2 Memory Map Summary for TMS320C6674 (Part 7 of 7)

Address		Bytes	Description
Start	End		
21000100	213FFFFF	4M-256	Reserved
21400000	214003FF	1K	HyperLink Config
21400400	217FFFFF	4M-1K	Reserved
21800000	21807FFF	32K	PCle Config
21808000	33FFFFFF	296M-32K	Reserved
34000000	341FFFFFF	2M	Queue Manager Subsystem Data
34200000	3FFFFFFF	190M	Reserved
40000000	4FFFFFFF	256M	HyperLink data
50000000	5FFFFFFF	256M	Reserved
60000000	6FFFFFFF	256M	PCle Data
70000000	73FFFFFF	64M	EMIF16 CS2 Data NAND Memory
74000000	77FFFFFF	64M	EMIF16 CS3 Data NAND Memory
78000000	7BFFFFFF	64M	EMIF16 CS4 Data NOR Memory
7C000000	7FFFFFFF	64M	EMIF16 CS5 Data SRAM Memory
80000000	8FFFFFFF	256M	DDR3_ Data
90000000	9FFFFFFF	256M	DDR3_ Data
A0000000	AFFFFFFF	256M	DDR3_ Data
B0000000	BFFFFFFF	256M	DDR3_ Data
C0000000	CFFFFFFF	256M	DDR3_ Data
D0000000	DFFFFFFF	256M	DDR3_ Data
E0000000	EFFFFFFF	256M	DDR3_ Data
F0000000	FFFFFFFF	256M	DDR3_ Data
End of Table 2-2			

2.4 Boot Sequence

The boot sequence is a process by which the DSP's internal memory is loaded with program and data sections. The DSP's internal registers are programmed with predetermined values. The boot sequence is started automatically after each power-on reset, warm reset, and system reset. A local reset to an individual C66x CorePac should not affect the state of the hardware boot controller on the device. For more details on the initiators of the resets, see section [“Reset Controller”](#).

The C6674 supports several boot processes that begins execution at the ROM base address, which contains the bootloader code necessary to support various device boot modes. The boot processes are software-driven and use the BOOTMODE[12:0] device configuration inputs to determine the software configuration that must be completed. For more details on Boot Sequence see the *Bootloader for the C66x DSP User Guide* (literature number [SPRUGY5](#)).

2.5 Boot Modes Supported and PLL Settings

The device supports several boot processes, which leverage the internal boot ROM. Most boot processes are software driven, using the BOOTMODE[3:0] device configuration inputs to determine the software configuration that must be completed. From a hardware perspective, there are two possible boot modes:

- **Public ROM Boot** - C66x CorePac 0 is released from reset and begins executing from the L3 ROM base address. After performing the boot process (e.g., from I²C ROM, Ethernet, or RapidIO), the C66x CorePac 0 then begins execution from the provided boot entry point, other C66x CorePac's are released from reset based on interrupts generated by C66x CorePac 0, see the *Bootloader for the C66x DSP User Guide* (literature number [SPRUGY5](#)) for more details.
- **Secure ROM Boot** - On secure devices, the C66x CorePac 0 is released from reset and begin executing from secure ROM. Software in the secure ROM will free up internal RAM pages, after which the C66x CorePac 0 initiates the boot process. The C66x CorePac 0 performs any authentication and decryption required on the bootloaded image prior to beginning execution.

The boot process performed by the C66x CorePac 0 in public ROM boot and secure ROM boot are determined by the BOOTMODE[12:0] value in the DEVSTAT register. The C66x CorePac 0 reads this value, and then executes the associated boot process in software. [Figure 2-2](#) shows the bits associated with BOOTMODE[12:0].

Figure 2-2 Boot Mode Pin Decoding

Boot Mode Pins												
12	11	10	9	8	7	6	5	4	3	2	1	0
PLL Mult I ² C /SPI Ext Dev Cfg			Device Configuration							Boot Device		

2.5.1 Boot Device Field

The Boot Device field BOOTMODE[2:0] defines the boot device that is chosen. [Table 2-3](#) shows the supported boot modes.

Table 2-3 Boot Mode Pins: Boot Device Values

Bit	Field	Value	Description
2-0	Boot Device	0	Sleep / test modes / EMIF16
		1	Serial Rapid I/O
		2	Ethernet (SGMII) (PA driven from core clk)
		3	Ethernet (SGMII) (PA driver from PA clk)
		4	PCI
		5	I ² C
		6	SPI
		7	HyperLink

2.5.2 Device Configuration Field

The device configuration fields BOOTMODE[9:3] are used to configure the boot peripheral and, therefore, the bit definitions depend on the boot mode

2.5.2.1 Sleep / EMIF16 Boot Device Configuration

Figure 2-3 Sleep / EMIF16 Configuration Bit Fields

9	8	7	6	5	4	3
Reserved		Wait Enable	Sub-Mode		Reserved	

Table 2-4 Sleep / EMIF16 Configuration Bit Field Descriptions

Bit	Field	Value	Description
9-8	Reserved	0-3	Reserved
7	Wait Enable	0 1	Wait enable disabled (EMIF16 sub mode) Wait enable enabled (EMIF16 sub mode)
6-5	Sub-Mode	0 1	Sleep boot EMIF16 boot
4-3	Reserved	0-3	Reserved

2.5.2.2 Ethernet (SGMII) Boot Device Configuration

Figure 2-4 Ethernet (SGMII) Device Configuration Bit Fields

9	8	7	6	5	4	3
SerDes Clock Mult		Ext connection		Device ID	Reserved	

Table 2-5 Ethernet (SGMII) Configuration Bit Field Descriptions

Bit	Field	Value	Description
9-8	SerDes Clock Mult	0 1 2 3	The output frequency of the PLL must be 1.25 GBs. ×8 for input clock of 156.25 MHz ×5 for input clock of 250 MHz ×4 for input clock of 312.5 MHz Reserved
7-6	Ext connection	0 1 2 3	Mac to Mac connection, master with auto negotiation Mac to Mac connection, slave, and Mac to Phy Mac to Mac, forced link Mac to fiber connection
5	Device ID	0-7	This value is used in the device ID field of the Ethernet-ready frame.
4-3	Reserved	0-3	Reserved

2.5.2.3 Serial Rapid I/O Boot Device Configuration

The device ID is always set to 0xff (8-bit node IDs) or 0xffff (16 bit node IDs) at power-on reset.

Figure 2-5 Serial Rapid I/O Device Configuration Bit Fields

9	8	7	6	5	4	3
Lane Setup	Data Rate		Ref Clock		Reserved	

Table 2-6 Serial Rapid I/O Configuration Bit Field Descriptions

Bit	Field	Value	Description
9	Lane Setup	0	Port Configured as 4 ports each 1 lane wide (4 - 1× ports)
		1	Port Configured as 2 ports 2 lanes wide (2 – 2× ports)
8-7	Data Rate	0	Data Rate = 1.25 GBs
		1	Data Rate = 2.5 GBs
		2	Data Rate = 3.125 GBs
		3	Data Rate = 5.0 GBs
6-5	Ref Clock	0	Reference Clock = 156.25 MHz
		1	Reference Clock = 250 MHz
		2	Reference Clock = 312.5 MHz
4-3	Reserved	0-3	Reserved

In SRIO boot mode, the message mode will be enabled by default. If use of the memory reserved for received messages is required and reception of messages cannot be prevented, the master can disable the message mode by writing to the boot table and generating a boot restart.

2.5.2.4 PCI Boot Device Configuration

Extra device configuration is provided in the PCI bits in the DEVSTAT register.

Figure 2-6 PCI Device Configuration Bit Fields

9	8	7	6	5	4	3
Reserved	BAR Config				Reserved	

Table 2-7 PCI Device Configuration Bit Field Descriptions

Bit	Field	Value	Description
9	Reserved		Reserved
8-5	Bar Config	0-0xf	See Table 2-8 .
4-3	Reserved	0-3	Reserved

Table 2-8 BAR Config / PCIe Window Sizes

BAR cfg	BAR0	32-Bit Address Translation					64-Bit Address Translation	
		BAR1	BAR2	BAR3	BAR4	BAR5	BAR1/2	BAR3/4
0b0000	PCIe MMRs	32	32	32	32	Clone of BAR4		
0b0001		16	16	32	64			
0b0010		16	32	32	64			
0b0011		32	32	32	64			
0b0100		16	16	64	64			
0b0101		16	32	64	64			
0b0110		32	32	64	64			
0b0111		32	32	64	128			
0b1000		64	64	128	256			
0b1001		4	128	128	128			
0b1010		4	128	128	256			
0b1011		4	128	256	256			
0b1100							256	256
0b1101							512	512
0b1110							1024	1024
0b1111							2048	2048

2.5.2.5 I²C Boot Device Configuration

2.5.2.5.1 I²C Master Mode

In master mode, the I²C device configuration uses ten bits of device configuration instead of seven as used in other boot modes. In this mode, the device will make the initial read of the I²C EEPROM while the PLL is in bypass mode. The initial read will contain the desired clock multiplier, which will be set up prior to any subsequent reads.

Figure 2-7 I²C Master Mode Device Configuration Bit Fields

12	11	10	9	8	7	6	5	4	3
Reserved	Speed	Address	Mode (0)	Parameter Index					

Table 2-9 I²C Master Mode Device Configuration Field Descriptions

Bit	Field	Value	Description
12	Reserved		Reserved
11	Speed	0 1	I ² C data rate set to approximately 20 kHz I ² C fast mode. Data rate set to approximately 400 kHz (will not exceed)
10	Address	0 1	Boot from I ² C EEPROM at I ² C bus address 0x50 Boot from I ² C EEPROM at I ² C bus address 0x51
9	Mode	0 1	Master mode Passive mode (see section I ² C Passive Mode)
8-3	Parameter Index	0-63	Identifies the index of the configuration table initially read from the I ² C EEPROM
4-3	Reserved	0-3	Reserved

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

2.5.2.5.2 I²C Passive Mode

In passive mode, the device does not drive the clock, but simply acks data received on the specified address.

Figure 2-8 I²C Passive Mode Device Configuration Bit Fields

9	8	7	6	5	4	3
Mode (1)	Receive I ² C Address				Reserved	

Table 2-10 I²C Passive Mode Device Configuration Field Descriptions

Bit	Field	Value	Description
9	Mode	0 1	Master Mode (See "I ² C Master Mode" on page 29) Passive Mode
8-5	Receive I ² C Address	0-15	The I ² C Bus address the device will listen to for data
4-3	Reserved	0-3	Reserved

2.5.2.6 SPI Boot Device Configuration

In SPI boot mode, the SPI device configuration uses ten bits of device configuration instead of seven as used in other boot modes.

Figure 2-9 SPI Device Configuration Bit Fields

12	11	10	9	8	7	6	5	4	3
Mode		4, 5 Pin	Addr Width	Chip Select		Parameter Table Index		Reserved	

Table 2-11 SPI Device Configuration Field Descriptions

Bit	Field	Value	Description
12-11	Mode	0 1 2 3	Clk Pol / Phase Data is output on the rising edge of SPICLK. Input data is latched on the falling edge. Data is output one half-cycle before the first rising edge of SPICLK and on subsequent falling edges. Input data is latched on the rising edge of SPICLK. Data is output on the falling edge of SPICLK. Input data is latched on the rising edge. Data is output one half-cycle before the first falling edge of SPICLK and on subsequent rising edges. Input data is latched on the falling edge of SPICLK.
10	4, 5 Pin	0 1	4-pin mode used 5-pin mode used
9	Addr Width	0 1	16-bit address values are used 24-bit address values are used
8-7	Chip Select	0-3	The chip select field value
6-5	Parameter Table Index	0-3	Specifies which parameter table is loaded
4-3	Reserved	0-3	Reserved

2.5.2.7 HyperLink Boot Device Configuration

Figure 2-10 HyperLink Boot Device Configuration Fields

9	8	7	6	5	4	3
Reserved	Data Rate		Ref Clock		Reserved	

Table 2-12 HyperLink Boot Device Configuration Field Descriptions

Bit	Field	Value	Description
9	Reserved		Reserved
8-7	Data Rate	0 1 2 3	1.25 GBs 3.125 GBs 6.25 GBs 12.5 GBs
6-5	Ref Clocks	0 1 2	156.25 MHz 250 MHz 312.5 MHz
4-3	Reserved	0-3	Reserved

2.5.3 PLL Boot Configuration Settings

The PLL default settings are determined by the BOOTMODE[12:10] bits. The [Table 2-13](#) shows settings for various input clock frequencies. This will set the PLL to the maximum clock setting for the device.

$$\text{CLK} = \text{CLKIN} \times (\text{PLLM} + 1) \div (2 \times (\text{PLLD} + 1))$$

The PA configuration is also shown. The PA is configured with these values only if the Ethernet boot mode is selected with the input clock set to match the main PLL clock (not the PA SerDes clock). See [Table 2-3](#) for details on configuring Ethernet boot mode. See section 7.8 “[Main PLL and PLL Controller](#)” on page 209 for further details

Table 2-13 C66x DSP System PLL Configuration

BOOTMODE [12:10]	Input Clock Freq (MHz)	800 MHz Device			1000 MHz Device			1200 MHz Device			PA = 350 MHz		
		PLLD	PLLM	DSP f	PLLD	PLLM	DSP f	PLLD	PLLM	DSP f	PLLD	PLLM	DSP f
0b000	50.00	0	31	800	0	39	1000	0	47	1200	0	41	1050
0b001	66.67	0	23	800.04	0	29	1000.05	0	35	1200.06	1	62	1050.053
0b010	80.00	0	19	800	0	24	1000	0	29	1200	3	104	1050
0b011	100.00	0	15	800	0	19	1000	0	23	1200	0	20	1050
0b100	156.25	24	255	800	4	63	1000	24	383	1200	24	335	1050
0b101	250.00	4	31	800	0	7	1000	4	47	1200	4	41	1050
0b110	312.50	24	127	800	4	31	1000	24	191	1200	24	167	1050
0b111	122.88	47	624	800	28	471	999.989	31	624	1200	11	204	1049.6

2.6 Second-Level Bootloaders

Any of the boot modes can be used to download a second-level bootloader. A second-level bootloader allows for any level of customization to current boot methods as well as the definition of a completely customized boot.

TMS320C6674


Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010

2.7 Terminals

Figure 2-11 Shows the TMS320C6674CYP ball grid area (BGA) package (bottom view)

Figure 2-11 CYP 841-Pin BGA Package Bottom View



2.8 Terminal Functions

The terminal functions table (Table 2-15) identifies the external signal names, the associated pin (ball) numbers, the pin type (I, O/Z, or I/O/Z), whether the pin has any internal pullup/pulldown resistors, and gives functional pin descriptions. This table is arranged by function. The power terminal functions table (Table 2-16) lists the various power supply pins and ground pins and gives functional pin descriptions. Table 2-17 shows all pins arranged by signal name. Table 2-18 shows all pins arranged by ball number.

There are 17 pins that have a secondary function as well as a primary function. The secondary function is indicated with a dagger (†).

For more detailed information on device configuration, peripheral selection, multiplexed/shared pins, and pullup/pulldown resistors, see section 3.4 “Pullup/Pulldown Resistors” on page 77.

Use the symbol definitions in Table 2-14 when reading Table 2-15.

Table 2-14 I/O Functional Symbol Definitions

Functional Symbol	Definition	Table 2-15 Column Heading
IPD or IPU	Internal 100-μA pulldown or pullup is provided for this terminal. In most systems, a 1-kΩ resistor can be used to oppose the IPD/IPU. For more detailed information on pulldown/pullup resistors and situations in which external pulldown/pullup resistors are required, see <i>Hardware Design Guide for KeyStone Devices</i> (literature number SPRABI2).	IPD/IPU
A	Analog signal	Type
GND	Ground	Type
I	Input terminal	Type
O	Output terminal	Type
S	Supply voltage	Type
Z	Three-state terminal or high impedance	Type
End of Table 2-14		

Table 2-15 Terminal Functions — Signals and Control by Function (Part 1 of 13)

Signal Name	Ball No.	Type	IPD/IPU	Description
Boot Configuration Pins				
LENDIAN †	H25	IOZ	UP	Endian configuration pin (Pin shared with GPIO[0])
BOOTMODE00 †	J28	IOZ	Down	See Section 2.5 “Boot Modes Supported and PLL Settings” on page 26 for more details (Pins shared with GPIO[1:13])
BOOTMODE01 †	J29	IOZ	Down	
BOOTMODE02 †	J26	IOZ	Down	
BOOTMODE03 †	J25	IOZ	Down	
BOOTMODE04 †	J27	IOZ	Down	
BOOTMODE05 †	J24	IOZ	Down	
BOOTMODE06 †	K27	IOZ	Down	
BOOTMODE07 †	K28	IOZ	Down	
BOOTMODE08 †	K26	IOZ	Down	
BOOTMODE09 †	K29	IOZ	Down	
BOOTMODE10 †	L28	IOZ	Down	
BOOTMODE11 †	L29	IOZ	Down	
BOOTMODE12 †	K25	IOZ	Down	
PCIESSMODE0 †	K24	IOZ	Down	PCIe Mode selection pins (Pins shared with GPIO[14:15])
PCIESSMODE1 †	L27	IOZ	Down	
PCIESSEN †	L24	I	Down	PCIe module enable (Pin shared with TIMIO)
Clock / Reset				
CORECLKP	AG3	I		Core Clock Input to main PLL.
CORECLKN	AG4	I		
SRIOSGMIICLKP	AG6	I		RapidIO/SGMII Reference Clock to drive the RapidIO and SGMII SerDes
SRIOSGMIICLKN	AJ6	I		
DDRCLKP	G29	I		DDR Reference Clock Input to DDR PLL (
DDRCLKN	H29	I		
PCIECLKP	AG5	I		PCIe Clock Input to drive PCIe SerDes
PCIECLKN	AH5	I		
MCMCLKP	W2	I		HyperLink Reference Clock to drive the HyperLink SerDes
MCMCLKN	Y2	I		
PASSCLKP	AJ5	I		Packet Sub-system Reference Clock
PASSCLKN	AJ4	I		
AVDDA1	H22	P		SYS_CLK PLL Power Supply Pin
AVDDA2	AC6	P		DDR_CLK PLL Power Supply Pin
AVDDA3	AD5	P		PS_SS_CLK PLL Power Supply Pin
SYSCLKOUT	AE3	OZ	Down	System Clock Output to be used as a general purpose output clock for debug purposes
PACLKSEL	AE4	I	Down	PA clock select to choose between core clock and PASSCLK pins
HOUT	AD20	OZ	UP	Interrupt output pulse created by IPCGRH
NMI	M25	I	UP	Non-maskable Interrupt
LRESET	N26	I	UP	Warm Reset
LRESETNMIEN	M27	I	UP	Enable for core selects

Table 2-15 Terminal Functions — Signals and Control by Function (Part 2 of 13)

Signal Name	Ball No.	Type	IPD/IPU	Description
CORESEL0	AF2	I	Down	Select for the target core for LRESET and NMI. For more details see Table 7-39 “ NMI and Local Reset Timing Requirements ” on page 187
CORESEL1	AD4	I	Down	
CORESEL2	AE6	I	Down	
CORESEL3	AE5	I	Down	
RESETFULL	N25	I	UP	Full Reset
RESET	M29	I	UP	Warm Reset of non isolated portion on the IC
POR	AC20	I		Power-on Reset
RESETSTAT	N27	O	UP	Reset Status Output
BOOTCOMPLETE	AE2	OZ	Down	Boot progress indication output
PTV15	G22	A		PTV Compensation NMOS Reference Input
DDR				
DDRDQM0	E29	OZ		DDR EMIF Data Masks
DDRDQM1	C27	OZ		
DDRDQM2	A25	OZ		
DDRDQM3	A22	OZ		
DDRDQM4	A10	OZ		
DDRDQM5	A8	OZ		
DDRDQM6	B5	OZ		
DDRDQM7	B2	OZ		
DDRDQM8	A20	OZ		
DDRDQS0P	C28	IOZ		DDR EMIF Data Strobe
DDRDQS0N	C29	IOZ		
DDRDQS1P	A27	IOZ		
DDRDQS1N	B27	IOZ		
DDRDQS2P	A24	IOZ		
DDRDQS2N	B24	IOZ		
DDRDQS3P	A21	IOZ		
DDRDQS3N	B21	IOZ		
DDRDQS4P	A9	IOZ		
DDRDQS4N	B9	IOZ		
DDRDQS5P	B6	IOZ		
DDRDQS5N	A6	IOZ		
DDRDQS6P	B3	IOZ		
DDRDQS6N	A3	IOZ		
DDRDQS7P	D1	IOZ		
DDRDQS7N	C1	IOZ		
DDRDQS8P	A19	IOZ		
DDRDQS8N	B19	IOZ		

Table 2-15 Terminal Functions — Signals and Control by Function (Part 3 of 13)

Signal Name	Ball No.	Type	IPD/IPU	Description
DDRCB00	E19	IOZ		DDR EMIF Check Bits
DDRCB01	C20	IOZ		
DDRCB02	D19	IOZ		
DDRCB03	B20	IOZ		
DDRCB04	C19	IOZ		
DDRCB05	C18	IOZ		
DDRCB06	B18	IOZ		
DDRCB07	A18	IOZ		

Table 2-15 Terminal Functions — Signals and Control by Function (Part 4 of 13)

Signal Name	Ball No.	Type	IPD/IPU	Description
DDR00	E28	IOZ		DDR EMIF Data Bus
DDR01	D29	IOZ		
DDR02	E27	IOZ		
DDR03	D28	IOZ		
DDR04	D27	IOZ		
DDR05	B28	IOZ		
DDR06	E26	IOZ		
DDR07	F25	IOZ		
DDR08	F24	IOZ		
DDR09	E24	IOZ		
DDR10	E25	IOZ		
DDR11	D25	IOZ		
DDR12	D26	IOZ		
DDR13	C26	IOZ		
DDR14	B26	IOZ		
DDR15	A26	IOZ		
DDR16	F23	IOZ		
DDR17	F22	IOZ		
DDR18	D24	IOZ		
DDR19	E23	IOZ		
DDR20	A23	IOZ		
DDR21	B23	IOZ		
DDR22	C24	IOZ		
DDR23	E22	IOZ		
DDR24	D21	IOZ		
DDR25	F20	IOZ		
DDR26	E21	IOZ		
DDR27	F21	IOZ		
DDR28	D22	IOZ		
DDR29	C21	IOZ		
DDR30	B22	IOZ		
DDR31	C22	IOZ		
DDR32	E10	IOZ		
DDR33	D10	IOZ		
DDR34	B10	IOZ		
DDR35	D9	IOZ		
DDR36	E9	IOZ		
DDR37	C9	IOZ		
DDR38	B8	IOZ		
DDR39	E8	IOZ		
DDR40	A7	IOZ		
DDR41	D7	IOZ		

Table 2-15 Terminal Functions — Signals and Control by Function (Part 5 of 13)

Signal Name	Ball No.	Type	IPD/IPU	Description
DDR42	E7	IOZ		DDR EMIF Data Bus
DDR43	C7	IOZ		
DDR44	B7	IOZ		
DDR45	E6	IOZ		
DDR46	D6	IOZ		
DDR47	C6	IOZ		
DDR48	C5	IOZ		
DDR49	A5	IOZ		
DDR50	B4	IOZ		
DDR51	A4	IOZ		
DDR52	D4	IOZ		
DDR53	E4	IOZ		
DDR54	C4	IOZ		
DDR55	C3	IOZ		
DDR56	F4	IOZ		
DDR57	D2	IOZ		
DDR58	E2	IOZ		
DDR59	C2	IOZ		
DDR60	F2	IOZ		
DDR61	F3	IOZ		
DDR62	E1	IOZ		
DDR63	F1	IOZ		
$\overline{\text{DDRCE0}}$	C11	OZ		DDR EMIF Chip Enables
$\overline{\text{DDRCET}}$	C12	OZ		
DDRBA0	A13	OZ		DDR EMIF Bank Address
DDRBA1	B13	OZ		
DDRBA2	C13	OZ		
DDRA00	A14	OZ		DDR EMIF Address Bus
DDRA01	B14	OZ		
DDRA02	F14	OZ		
DDRA03	F13	OZ		
DDRA04	A15	OZ		
DDRA05	C15	OZ		
DDRA06	B15	OZ		
DDRA07	D15	OZ		
DDRA08	F15	OZ		
DDRA09	E15	OZ		
DDRA10	E16	OZ		
DDRA11	D16	OZ		
DDRA12	E17	OZ		
DDRA13	C16	OZ		
DDRA14	D17	OZ		
DDRA15	C17	OZ		
$\overline{\text{DDRCAS}}$	D12	OZ		DDR EMIF Column Address Strobe

Table 2-15 Terminal Functions — Signals and Control by Function (Part 6 of 13)

Signal Name	Ball No.	Type	IPD/IPU	Description
$\overline{\text{DDRRAS}}$	C10	OZ		DDR EMIF Row Address Strobe
$\overline{\text{DDRWE}}$	E12	OZ		DDR EMIF Write Enable
DDRCKE0	D11	OZ		DDR EMIF Clock Enable
DDRCKE1	E18	OZ		DDR EMIF Clock Enable
DDRCLKOUTP0	A12	OZ		DDR EMIF Output Clocks to drive SDRAMs (one clock pair per SDRAM)
DDRCLKOUTN0	B12	OZ		
DDRCLKOUTP1	A16	OZ		
DDRCLKOUTN1	B16	OZ		
DDRODT0	D13	OZ		DDR EMIF On Die Termination Outputs used to set termination on the SDRAMs
DDRODT1	E13	OZ		DDR EMIF On Die Termination Outputs used to set termination on the SDRAMs
$\overline{\text{DDRRESET}}$	E11	OZ		DDR Reset signal
DDRSRATE0	G27	I	Down	DDR Slew rate control
DDRSRATE1	H27	I	Down	
VREFSSTL	E14	P		Reference Voltage Input for SSTL15 buffers used by DDR EMIF ($\text{VDD}515 \div 2$)
EMIF16				
EMIFRW	P26	O	UP	EMIF16 Control Signals
$\overline{\text{EMIFCE0}}$	P25	O	UP	
$\overline{\text{EMIFCE1}}$	R27	O	UP	
$\overline{\text{EMIFCE2}}$	R28	O	UP	
$\overline{\text{EMIFCE3}}$	R25	O	UP	
$\overline{\text{EMIFOE}}$	R26	O	UP	
$\overline{\text{EMIFWE}}$	P24	O	UP	
$\overline{\text{EMIFBE0}}$	R24	O	UP	
$\overline{\text{EMIFBE1}}$	R23	O	UP	
EMIFWAIT0	T29	I	Down	
EMIFWAIT1	T28	I	Down	

Table 2-15 Terminal Functions — Signals and Control by Function (Part 7 of 13)

Signal Name	Ball No.	Type	IPD/IPU	Description
EMIFA00	T27	O	Down	EMIF16 Address
EMIFA01	T24	O	Down	
EMIFA02	U29	O	Down	
EMIFA03	T25	O	Down	
EMIFA04	U27	O	Down	
EMIFA05	U28	O	Down	
EMIFA06	U25	O	Down	
EMIFA07	U24	O	Down	
EMIFA08	V28	O	Down	
EMIFA09	V29	O	Down	
EMIFA10	V27	O	Down	
EMIFA11	V26	O	Down	
EMIFA12	V25	O	Down	
EMIFA13	V24	O	Down	
EMIFA14	W28	O	Down	
EMIFA15	W27	O	Down	
EMIFA16	W29	O	Down	
EMIFA17	W26	O	Down	
EMIFA18	W25	O	Down	
EMIFA19	W24	O	Down	
EMIFA20	W23	O	Down	
EMIFA21	Y29	O	Down	EMIF16 Data
EMIFA22	Y28	O	Down	
EMIFA23	U23	O	Down	
EMIFD00	Y27	IOZ	Down	
EMIFD01	AB29	IOZ	Down	
EMIFD02	AA29	IOZ	Down	
EMIFD03	Y26	IOZ	Down	
EMIFD04	AA27	IOZ	Down	
EMIFD05	AB27	IOZ	Down	
EMIFD06	AA26	IOZ	Down	
EMIFD07	AA25	IOZ	Down	
EMIFD08	Y25	IOZ	Down	
EMIFD09	AB25	IOZ	Down	
EMIFD10	AA24	IOZ	Down	
EMIFD11	Y24	IOZ	Down	
EMIFD12	AB23	IOZ	Down	
EMIFD13	AB24	IOZ	Down	
EMIFD14	AB26	IOZ	Down	
EMIFD15	AC25	IOZ	Down	

Table 2-15 Terminal Functions — Signals and Control by Function (Part 8 of 13)

Signal Name	Ball No.	Type	IPD/IPU	Description
EMU				
EMU00	AC29	IOZ	UP	Emulation and Trace Port
EMU01	AC28	IOZ	UP	
EMU02	AC27	IOZ	UP	
EMU03	AC26	IOZ	UP	
EMU04	AD29	IOZ	UP	
EMU05	AD28	IOZ	UP	
EMU06	AD27	IOZ	UP	
EMU07	AE29	IOZ	UP	
EMU08	AE28	IOZ	UP	
EMU09	AF29	IOZ	UP	
EMU10	AE27	IOZ	UP	
EMU11	AF28	IOZ	UP	
EMU12	AG29	IOZ	UP	
EMU13	AD26	IOZ	UP	
EMU14	AG28	IOZ	UP	
EMU15	AG27	IOZ	UP	
EMU16	AJ27	IOZ	UP	
EMU17	AF27	IOZ	UP	
EMU18	AH27	IOZ	UP	
General Purpose Input/Output (GPIO)				
GPIO00	H25	IOZ	UP	General Purpose Input/Output These GPIO pins have secondary functions assigned to them as mentioned in the “ Boot Configuration Pins ” on page 33.
GPIO01	J28	IOZ	Down	
GPIO02	J29	IOZ	Down	
GPIO03	J26	IOZ	Down	
GPIO04	J25	IOZ	Down	
GPIO05	J27	IOZ	Down	
GPIO06	J24	IOZ	Down	
GPIO07	K27	IOZ	Down	
GPIO08	K28	IOZ	Down	
GPIO09	K26	IOZ	Down	
GPIO10	K29	IOZ	Down	
GPIO11	L28	IOZ	Down	
GPIO12	L29	IOZ	Down	
GPIO13	K25	IOZ	Down	
GPIO14	K24	IOZ	Down	
GPIO15	L27	IOZ	Down	

Table 2-15 Terminal Functions — Signals and Control by Function (Part 9 of 13)

Signal Name	Ball No.	Type	IPD/IPU	Description
HyperLink				
MCMRXN0	U2	I		Serial HyperLink Receive Data
MCMRXP0	T2	I		
MCMRXN1	T1	I		
MCMRXP1	R1	I		
MCMRXN2	M1	I		
MCMRXP2	N1	I		
MCMRXN3	P2	I		
MCMRXP3	N2	I		
MCMTXN0	M5	O		Serial HyperLink Transmit Data
MCMTXP0	N5	O		
MCMTXN1	T4	O		
MCMTXP1	U4	O		
MCMTXN2	R5	O		
MCMTXP2	T5	O		
MCMTXN3	N4	O		
MCMTXP3	P4	O		
MCMRXFLCLK	W3	O	Down	Serial HyperLink Sideband Signals
MCMRXFLDAT	W4	O	Down	
MCMTXFLCLK	AA1	I	Down	
MCMTXFLDAT	AA3	I	Down	
MCMRXPMCLK	Y3	I	Down	
MCMRXPMDAT	Y4	I	Down	
MCMTXPMCLK	AA2	O	Down	
MCMTXPMDAT	AA4	O	Down	
MCMREFCLKOUTP	Y1	O		HyperLink Reference clock output for daisy chain connection
MCMREFCLKOUTN	W1	O		
I ² C				
SCL	AD3	IOZ		I ² C Clock
SDA	AC4	IOZ		I ² C Data
JTAG				
TCK	N29	I	UP	JTAG Clock Input
TDI	P27	I	UP	JTAG Data Input
TDO	R29	OZ	UP	JTAG Data Output
TMS	P29	I	UP	JTAG Test Mode Input
TRST	P28	I	Down	JTAG Reset
MDIO				
MDIO	G26	IOZ	UP	MDIO Data
MDCLK	H26	O	Down	MDIO Clock
PCIe				
PCIERXN0	AH7	I		PCIexpress Receive Data (2 links)
PCIERXP0	AH8	I		
PCIERXN1	AJ9	I		
PCIERXP1	AJ8	I		

Table 2-15 Terminal Functions — Signals and Control by Function (Part 10 of 13)

Signal Name	Ball No.	Type	IPD/IPU	Description
PCIETXN0	AF8	O		PClexpress Transmit Data (2 links)
PCIETXP0	AF7	O		
PCIETXN1	AG9	O		
PCIETXP1	AG8	O		
Serial RapidIO				
RIORXN0	AJ11	I		Serial RapidIO Receive Data (2 links)
RIORXP0	AJ12	I		
RIORXN1	AH10	I		
RIORXP1	AH11	I		
RIORXN2	AH14	I		Serial RapidIO Receive Data (2 links)
RIORXP2	AH13	I		
RIORXN3	AJ15	I		
RIORXP3	AJ14	I		
RIOTXN0	AF10	O		Serial RapidIO Transmit Data (2 links)
RIOTXP0	AF11	O		
RIOTXN1	AG11	O		
RIOTXP1	AG12	O		
RIOTXN2	AG15	O		Serial RapidIO Transmit Data (2 links)
RIOTXP2	AG14	O		
RIOTXN3	AF14	O		
RIOTXP3	AF13	O		
SGMII				
SGMIIORXN	AJ18	I		Ethernet MAC SGMII Receive Data
SGMIIORXP	AJ17	I		
SGMIIOTXN	AG18	O		Ethernet MAC SGMII Transmit Data
SGMIIOTXP	AG17	O		
SGMII1RXN	AH17	I		Ethernet MAC SGMII Receive Data
SGMII1RXP	AH16	I		
SGMII1TXN	AF17	O		Ethernet MAC SGMII Transmit Data
SGMII1TXP	AF16	O		
SmartReflex				
VCL	M24	IOZ		Voltage Control I ² C Clock
VD	M23	IOZ		Voltage Control I ² C Data
VCNTL0	L23	OZ		Voltage Control Outputs to variable core power supply
VCNTL1	K23	OZ		
VCNTL2	J23	OZ		
VCNTL3	H23	OZ		
SPI				
SPISCS0	AG1	OZ	UP	SPI Interface Enable 0
SPISCS1	AG2	OZ	UP	SPI Interface Enable 1
SPICLK	AE1	OZ	Down	SPI Clock
SPIDIN	AD2	I	Down	SPI Data In
SPIDOUT	AB1	OZ	Down	SPI Data Out

Table 2-15 Terminal Functions — Signals and Control by Function (Part 11 of 13)

Signal Name	Ball No.	Type	IPD/IPU	Description
Timer				
TIMI0	L24	I	Down	Timer Inputs
TIMI1	L26	I	Down	
TIMO0	L25	OZ	Down	Timer Outputs
TIMO1	M26	OZ	Down	
TSIP				
CLKA0	AF25	I	Down	TSIP0
CLKB0	AG25	I	Down	
FSA0	AJ26	I	Down	
FSB0	AG26	I	Down	
TR00	AH26	I	Down	
TR01	AJ25	I	Down	
TR02	AD23	I	Down	
TR03	AD24	I	Down	
TR04	AC23	I	Down	
TR05	AH25	I	Down	
TR06	AC24	I	Down	
TR07	AE25	I	Down	
TX00	AE24	OZ	Down	
TX01	AD25	OZ	Down	
TX02	AJ24	OZ	Down	
TX03	AG24	OZ	Down	
TX04	AH24	OZ	Down	
TX05	AF24	OZ	Down	
TX06	AE23	OZ	Down	
TX07	AF23	OZ	Down	

Table 2-15 Terminal Functions — Signals and Control by Function (Part 12 of 13)

Signal Name	Ball No.	Type	IPD/IPU	Description
CLKA1	AJ23	I	Down	TSIP1
CLKB1	AH23	I	Down	
FSA1	AG23	I	Down	
FSB1	AJ22	I	Down	
TR10	AE22	I	Down	
TR11	AD21	I	Down	
TR12	AC21	I	Down	
TR13	AJ21	I	Down	
TR14	AH22	I	Down	
TR15	AJ20	I	Down	
TR16	AH21	I	Down	
TR17	AG21	I	Down	
TX10	AF21	OZ	Down	
TX11	AD22	OZ	Down	
TX12	AC22	OZ	Down	
TX13	AE21	OZ	Down	
TX14	AG20	OZ	Down	
TX15	AE20	OZ	Down	
TX16	AH20	OZ	Down	
TX17	AF20	OZ	Down	
UART				
UARTRXD	AD1	I	Down	UART Serial Data In
UARTTXD	AC1	OZ	Down	UART Serial Data Out
UARTCTS	AB3	I	Down	UART Clear To Send
UARTRTS	AB2	OZ	Down	UART Request To Send
Reserved				
RSV01	AH28	IOZ	Down	Reserved - leave unconnected
RSV02	N24	OZ	Down	Reserved - leave unconnected
RSV03	N23	OZ	Down	Reserved - leave unconnected
RSV04	AH2	O		Reserved - leave unconnected
RSV05	AJ3	O		Reserved - leave unconnected
RSV06	H28	O		Reserved - leave unconnected
RSV07	G28	O		Reserved - leave unconnected
RSV08	AH19	A		Reserved - leave unconnected
RSV09	AF19	A		Reserved - leave unconnected
RSV10	K22	A		Reserved - leave unconnected
RSV11	J22	A		Reserved - leave unconnected
RSV12	Y5	A		Reserved - leave unconnected
RSV13	W5	A		Reserved - leave unconnected
RSV14	W6	A		Reserved - leave unconnected
RSV15	AE12	A		Reserved - leave unconnected
RSV16	AC9	A		Reserved - leave unconnected
RSV17	AD19	A		Reserved - leave unconnected
RSV24	AH4	O		Reserved - leave unconnected

Table 2-15 Terminal Functions — Signals and Control by Function (Part 13 of 13)

Signal Name	Ball No.	Type	IPD/IPU	Description
RSV25	AH3	O		Reserved - leave unconnected
RSV20	AF3	OZ	Down	Reserved - leave unconnected
RSV21	G25	OZ	Down	Reserved - leave unconnected
RSV22	AF1	OZ	Down	Reserved - leave unconnected
End of Table 2-15				

Table 2-16 Terminal Functions — Power and Ground

Supply	Ball No.	Volts	Description
AVDDA1	H22	1.8	PLL Supply - CORE_PLL
AVDDA2	AC6	1.8	PLL Supply - DDR3_PLL
AVDDA3	AD5	1.8	PLL Supply - PASS_PLL
CVDD	H7, H9, H11, H13, H15, H17, H19, H21, J10, J12, J16, J18, J20, K11, K17, K19, K21, L10, L12, L16, L18, M11, M13, M15, M17, M19, N8, N10, N12, N14, N16, N18, P9, P11, P13, P15, P17, P19, P21, R8, R10, R18, R20, R22, T9, T11, T13, T15, T17, T19, T21, U8, U10, U18, U20, U22, V9, V11, V17, V19, V21, W8, W10, W18, W20, W22, Y9, Y11, Y13, Y15, Y17, Y19, Y21, AA8, AA10, AA12, AA14, AA16, AA18, AA22	0.9 to 1.1	SmartReflex core supply voltage
CVDD1	J8, J14, K7, K9, K13, K15, L8, L14, L20, L22, M9, M21, N20, N22, R12, R14, R16, U12, U14, U16, V13, V15, W12, W14, W16	1.0	Fixed core supply voltage
DVDD15	A2, A11, A17, A28, B1, B29, C14, C25, D5, D8, D20, D23, E3, F5, F7, F9, F11, F17, F19, F26, F28, G2, G4, G8, G10, G12, G14, G16, G18, G20, G23	1.5	DDR IO supply
DVDD18	H24, N28, P23, T23, U26, V23, Y7, Y23, AA6, AB5, AB7, AB19, AB21, AB28, AC3, AF5, AF26, AG22, AH1, AH29, AJ2, AJ28	1.8	IO supply
VDDR1	V5	1.5	HyperLink SerDes regulator supply
VDDR2	AE10	1.5	PCIe SerDes regulator supply
VDDR3	AE16	1.5	SGMII SerDes regulator supply
VDDR4	AE14	1.5	SRIO SerDes regulator supply
VDDT1	M7, N6, P7, R6, T7, U6, V7	1.0	HyperLink SerDes termination supply
VDDT2	AB9, AB11, AB13, AB15, AB17, AC8, AC10, AC12, AC14, AC16, AC18, AD7, AD9, AD11, AD13, AD15, AD17, AE18	1.0	SGMII/SRIO/PCIe SerDes termination supply
VREFSSTL	E14	0.75	DDR3 reference voltage
VSS	A1, A29, B11, B17, B25, C8, C23, D3, D14, D18, E5, E20, F6, F8, F10, F12, F16, F18, F27, F29, G1, G3, G5, G6, G7, G9, G11, G13, G15, G17, G19, G21, G24, H1, H2, H3, H4, H5, H6, H8, H10, H12, H14, H16, H18, H20, J1, J2, J3, J4, J5, J6, J7, J9, J11, J13, J15, J17, J19, J21, K1, K2, K3, K4, K5, K6, K8, K10, K12, K14, K16, K18, K20, L1, L2, L3, L4, L5, L6, L7, L9, L11, L13, L15, L17, L19, L21, M2, M3, M4, M6, M8, M10, M12, M14, M16, M18, M20, M22, M28, N3, N7, N9, N11, N13, N15, N17, N19, N21, P1, P3, P5, P6, P8, P10, P12, P14, P16, P18, P20, P22, R2, R3, R4, R7, R9, R11, R13, R15, R17, R19, R21, T3, T6, T8, T10, T12, T14, T16, T18, T20, T22, T26, U1, U3, U5, U7, U9, U11, U13, U15, U17, U19, U21, V1, V2, V3, V4, V6, V8, V10, V12, V14, V16, V18, V20, V22, W7, W9, W11, W13, W15, W17, W19, W21, Y6, Y8, Y10, Y12, Y14, Y16, Y18, Y20, Y22, AA5, AA7, AA9, AA11, AA13, AA15, AA17, AA19, AA23, AA28, AB4, AB6, AB8, AB10, AB12, AB14, AB16, AB18, AB20, AB22, AC2, AC5, AC7, AC11, AC13, AC15, AC17, AC19, AD6, AD8, AD10, AD12, AD14, AD16, AD18, AE7, AE8, AE9, AE11, AE13, AE15, AE17, AE19, AE26, AF4, AF6, AF9, AF12, AF15, AF18, AF22, AG7, AG10, AG13, AG16, AG19, AH6, AH9, AH12, AH15, AH18, AJ1, AJ7, AJ10, AJ13, AJ16, AJ19, AJ29	GND	Ground
End of Table 2-16			

**Table 2-17 Terminal Functions
— By Signal Name
(Part 1 of 13)**

Signal Name	Ball Number
AVDDA1	H22
AVDDA2	AC6
AVDDA3	AD5
BOOTCOMPLETE	AE2
BOOTMODE00 †	J28
BOOTMODE01 †	J29
BOOTMODE02 †	J26
BOOTMODE03 †	J25
BOOTMODE04 †	J27
BOOTMODE05 †	J24
BOOTMODE06 †	K27
BOOTMODE07 †	K28
BOOTMODE08 †	K26
BOOTMODE09 †	K29
BOOTMODE10 †	L28
BOOTMODE11 †	L29
BOOTMODE12 †	K25
CLKA0	AF25
CLKA1	AJ23
CLKB0	AG25
CLKB1	AH23
CORECLKN	AG4
CORECLKP	AG3
CORESEL0	AF2
CORESEL1	AD4
CORESEL2	AE6
CORESEL3	AE5
CVDD	H7, H9, H11, H13, H15, H17, H19, H21, J10, J12, J16, J18, J20, K11, K17, K19, K21, L10, L12, L16, L18, M11, M13, M15, M17, M19, N8, N10, N12, N14,
CVDD	N16, N18, P9, P11, P13, P15, P17, P19, P21, R8, R10, R18, R20, R22, T9, T11, T13, T15, T17, T19, T21, U8, U10, U18, U20, U22, V9, V11, V17, V19, V21, W8,
CVDD	W10, W18, W20, W22, Y9, Y11, Y13, Y15, Y17, Y19, Y21, AA8, AA10, AA12, AA14, AA16, AA18, AA22

**Table 2-17 Terminal Functions
— By Signal Name
(Part 2 of 13)**

Signal Name	Ball Number
CVDD1	J8, J14, K7, K9, K13, K15, L8, L14, L20, L22, M9, M21, N20, N22, R12, R14, R16, U12, U14, U16, V13, V15, W12, W14, W16
DDRA00	A14
DDRA01	B14
DDRA02	F14
DDRA03	F13
DDRA04	A15
DDRA05	C15
DDRA06	B15
DDRA07	D15
DDRA08	F15
DDRA09	E15
DDRA10	E16
DDRA11	D16
DDRA12	E17
DDRA13	C16
DDRA14	D17
DDRA15	C17
DDRBA0	A13
DDRBA1	B13
DDRBA2	C13
DDRCAS	D12
DDRCB00	E19
DDRCB01	C20
DDRCB02	D19
DDRCB03	B20
DDRCB04	C19
DDRCB05	C18
DDRCB06	B18
DDRCB07	A18
DDRCCE0	C11
DDRCCE1	C12
DDRCKE0	D11
DDRCKE1	E18
DDRCLKN	H29
DDRCLKOUTN0	B12
DDRCLKOUTN1	B16
DDRCLKOUTP0	A12
DDRCLKOUTP1	A16
DDRCLKP	G29

**Table 2-17 Terminal Functions
— By Signal Name
(Part 3 of 13)**

Signal Name	Ball Number
DDR00	E28
DDR01	D29
DDR02	E27
DDR03	D28
DDR04	D27
DDR05	B28
DDR06	E26
DDR07	F25
DDR08	F24
DDR09	E24
DDR10	E25
DDR11	D25
DDR12	D26
DDR13	C26
DDR14	B26
DDR15	A26
DDR16	F23
DDR17	F22
DDR18	D24
DDR19	E23
DDR20	A23
DDR21	B23
DDR22	C24
DDR23	E22
DDR24	D21
DDR25	F20
DDR26	E21
DDR27	F21
DDR28	D22
DDR29	C21
DDR30	B22
DDR31	C22
DDR32	E10
DDR33	D10
DDR34	B10
DDR35	D9
DDR36	E9
DDR37	C9
DDR38	B8
DDR39	E8
DDR40	A7
DDR41	D7

Table 2-17 **Terminal Functions**
— By Signal Name
(Part 4 of 13)

Signal Name	Ball Number
DDRD42	E7
DDRD43	C7
DDRD44	B7
DDRD45	E6
DDRD46	D6
DDRD47	C6
DDRD48	C5
DDRD49	A5
DDRD50	B4
DDRD51	A4
DDRD52	D4
DDRD53	E4
DDRD54	C4
DDRD55	C3
DDRD56	F4
DDRD57	D2
DDRD58	E2
DDRD59	C2
DDRD60	F2
DDRD61	F3
DDRD62	E1
DDRD63	F1
DDRDQM0	E29
DDRDQM1	C27
DDRDQM2	A25
DDRDQM3	A22
DDRDQM4	A10
DDRDQM5	A8
DDRDQM6	B5
DDRDQM7	B2
DDRDQM8	A20
DDRDQS0N	C29
DDRDQS0P	C28
DDRDQS1N	B27
DDRDQS1P	A27
DDRDQS2N	B24
DDRDQS2P	A24
DDRDQS3N	B21
DDRDQS3P	A21
DDRDQS4N	B9
DDRDQS4P	A9
DDRDQS5N	A6

Table 2-17 **Terminal Functions**
— By Signal Name
(Part 5 of 13)

Signal Name	Ball Number
DDRDQS5P	B6
DDRDQS6N	A3
DDRDQS6P	B3
DDRDQS7N	C1
DDRDQS7P	D1
DDRDQS8N	B19
DDRDQS8P	A19
DDRODT0	D13
DDRODT1	E13
$\overline{\text{DDRRAS}}$	C10
$\overline{\text{DDRRESET}}$	E11
DDRSRATE0	G27
DDRSRATE1	H27
$\overline{\text{DDRWE}}$	E12
DVDD15	A2, A11, A17, A28, B1, B29, C14, C25, D5, D8, D20, D23, E3, F5, F7, F9, F11, F17, F19, F26, F28, G2, G4, G8, G10, G12, G14, G16, G18, G20, G23
DVDD18	H24, N28, P23, T23, U26, V23, Y7, Y23, AA6, AB5, AB7, AB19, AB21, AB28, AC3, AF5, AF26, AG22, AH1, AH29, AJ2, AJ28
EMIFA00	T27
EMIFA01	T24
EMIFA02	U29
EMIFA03	T25
EMIFA04	U27
EMIFA05	U28
EMIFA06	U25
EMIFA07	U24
EMIFA08	V28
EMIFA09	V29
EMIFA10	V27
EMIFA11	V26
EMIFA12	V25
EMIFA13	V24
EMIFA14	W28
EMIFA15	W27
EMIFA16	W29
EMIFA17	W26

Table 2-17 **Terminal Functions**
— By Signal Name
(Part 6 of 13)

Signal Name	Ball Number
EMIFA18	W25
EMIFA19	W24
EMIFA20	W23
EMIFA21	Y29
EMIFA22	Y28
EMIFA23	U23
$\overline{\text{EMIFBE0}}$	R24
$\overline{\text{EMIFBE1}}$	R23
$\overline{\text{EMIFCE0}}$	P25
$\overline{\text{EMIFCE1}}$	R27
$\overline{\text{EMIFCE2}}$	R28
$\overline{\text{EMIFCE3}}$	R25
EMIFD00	Y27
EMIFD01	AB29
EMIFD02	AA29
EMIFD03	Y26
EMIFD04	AA27
EMIFD05	AB27
EMIFD06	AA26
EMIFD07	AA25
EMIFD08	Y25
EMIFD09	AB25
EMIFD10	AA24
EMIFD11	Y24
EMIFD12	AB23
EMIFD13	AB24
EMIFD14	AB26
EMIFD15	AC25
$\overline{\text{EMIFOE}}$	R26
$\overline{\text{EMIFRW}}$	P26
EMIFWAIT0	T29
EMIFWAIT1	T28
$\overline{\text{EMIFWE}}$	P24
EMU00	AC29
EMU01	AC28
EMU02	AC27
EMU03	AC26
EMU04	AD29
EMU05	AD28
EMU06	AD27
EMU07	AE29
EMU08	AE28

Table 2-17 **Terminal Functions**
— By Signal Name
(Part 7 of 13)

Signal Name	Ball Number
EMU09	AF29
EMU10	AE27
EMU11	AF28
EMU12	AG29
EMU13	AD26
EMU14	AG28
EMU15	AG27
EMU16	AJ27
EMU17	AF27
EMU18	AH27
FSA0	AJ26
FSA1	AG23
FSB0	AG26
FSB1	AJ22
GPIO00	H25
GPIO01	J28
GPIO02	J29
GPIO03	J26
GPIO04	J25
GPIO05	J27
GPIO06	J24
GPIO07	K27
GPIO08	K28
GPIO09	K26
GPIO10	K29
GPIO11	L28
GPIO12	L29
GPIO13	K25
GPIO14	K24
GPIO15	L27
HOUT	AD20
LENDIAN †	H25
$\overline{\text{LRESETNMIEN}}$	M27
$\overline{\text{LRESET}}$	N26
MCMCLKN	Y2
MCMCLKP	W2
MCMREFCLKOUTN	W1
MCMREFCLKOUTP	Y1
MCMRXFLCLK	W3
MCMRXFLDAT	W4
MCMRXN0	U2
MCMRXN1	T1

Table 2-17 **Terminal Functions**
— By Signal Name
(Part 8 of 13)

Signal Name	Ball Number
MCMRXN2	M1
MCMRXN3	P2
MCMRXP0	T2
MCMRXP1	R1
MCMRXP2	N1
MCMRXP3	N2
MCMRXPMCLK	Y3
MCMRXPMDAT	Y4
MCMTXFLCLK	AA1
MCMTXFLDAT	AA3
MCMTXN0	M5
MCMTXN1	T4
MCMTXN2	R5
MCMTXN3	N4
MCMTXP0	N5
MCMTXP1	U4
MCMTXP2	T5
MCMTXP3	P4
MCMTXPMCLK	AA2
MCMTXPMDAT	AA4
MDCLK	H26
MDIO	G26
$\overline{\text{NMI}}$	M25
PACLKSEL	AE4
PASSCLKN	AJ4
PASSCLKP	AJ5
PCIECLKN	AH5
PCIECLKP	AG5
PCIERXN0	AH7
PCIERXN1	AJ9
PCIERXP0	AH8
PCIERXP1	AJ8
PCIESSMODE0 †	K24
PCIESSMODE1 †	L27
PCIESSEN †	L24
PCIETXN0	AF8
PCIETXN1	AG9
PCIETXP0	AF7
PCIETXP1	AG8
$\overline{\text{POR}}$	AC20
PTV15	G22
$\overline{\text{RESETFULL}}$	N25

Table 2-17 **Terminal Functions**
— By Signal Name
(Part 9 of 13)

Signal Name	Ball Number
$\overline{\text{RESETSTAT}}$	N27
$\overline{\text{RESET}}$	M29
RIORXN0	AJ11
RIORXN1	AH10
RIORXN2	AH14
RIORXN3	AJ15
RIORXP0	AJ12
RIORXP1	AH11
RIORXP2	AH13
RIORXP3	AJ14
RIOTXN0	AF10
RIOTXN1	AG11
RIOTXN2	AG15
RIOTXN3	AF14
RIOTXP0	AF11
RIOTXP1	AG12
RIOTXP2	AG14
RIOTXP3	AF13
RSV01	AH28
RSV02	N24
RSV03	N23
RSV04	AH2
RSV05	AJ3
RSV06	H28
RSV07	G28
RSV08	AH19
RSV09	AF19
RSV0A	AA21
RSV0B	AA20
RSV10	K22
RSV11	J22
RSV12	Y5
RSV13	W5
RSV14	W6
RSV15	AE12
RSV16	AC9
RSV17	AD19
RSV20	AF3
RSV21	G25
RSV22	AF1
RSV24	AH4
RSV25	AH3

**Table 2-17 Terminal Functions
— By Signal Name
(Part 10 of 13)**

Signal Name	Ball Number
SCL	AD3
SDA	AC4
SGMII0RXN	AJ18
SGMII0RXP	AJ17
SGMII0TXN	AG18
SGMII0TXP	AG17
SGMII1RXN	AH17
SGMII1RXP	AH16
SGMII1TXN	AF17
SGMII1TXP	AF16
SPICLK	AE1
SPIDIN	AD2
SPIDOUT	AB1
SPISCS0	AG1
SPISCS1	AG2
SRIOSGMIICLKN	AJ6
SRIOSGMIICLKP	AG6
SYCLKOUT	AE3
TCK	N29
TDI	P27
TDO	R29
TIMIO	L24
TIMI1	L26
TIMOO	L25
TIMO1	M26
TMS	P29
TR00	AH26
TR01	AJ25
TR02	AD23
TR03	AD24
TR04	AC23
TR05	AH25
TR06	AC24
TR07	AE25
TR10	AE22
TR11	AD21
TR12	AC21
TR13	AJ21
TR14	AH22
TR15	AJ20
TR16	AH21
TR17	AG21

**Table 2-17 Terminal Functions
— By Signal Name
(Part 11 of 13)**

Signal Name	Ball Number
TRST	P28
TX00	AE24
TX01	AD25
TX02	AJ24
TX03	AG24
TX04	AH24
TX05	AF24
TX06	AE23
TX07	AF23
TX10	AF21
TX11	AD22
TX12	AC22
TX13	AE21
TX14	AG20
TX15	AE20
TX16	AH20
TX17	AF20
UARTCTS	AB3
UARTRTS	AB2
UARTRXD	AD1
UARTTXD	AC1
VCL	M24
VCNTL0	L23
VCNTL1	K23
VCNTL2	J23
VCNTL3	H23
VD	M23
VDDR1	V5
VDDR2	AE10
VDDR3	AE16
VDDR4	AE14
VDDT1	M7, N6, P7, R6, T7, U6, V7
VDDT2	AB9, AB11, AB13, AB15, AB17, AC8, AC10, AC12, AC14, AC16, AC18, AD7, AD9, AD11, AD13, AD15, AD17, AE18
VREFSSTL	E14

**Table 2-17 Terminal Functions
— By Signal Name
(Part 12 of 13)**

Signal Name	Ball Number
VSS	A1, A29, B11, B17, B25, C8, C23, D3, D14, D18, E5, E20, F6, F8, F10, F12, F16, F18, F27, F29, G1, G3, G5, G6, G7, G9, G11, G13, G15, G17, G19, G21, G24,
VSS	H1, H2, H3, H4, H5, H6, H8, H10, H12, H14, H16, H18, H20, J1, J2, J3, J4, J5, J6, J7, J9, J11, J13, J15, J17, J19, J21, K1, K2, K3, K4, K5, K6, K8, K10, K12, K14, K16,
VSS	K18, K20, L1, L2, L3, L4, L5, L6, L7, L9, L11, L13, L15, L17, L19, L21, M2, M3, M4, M6, M8, M10, M12, M14, M16, M18, M20, M22, M28, N3, N7, N9,
VSS	N11, N13, N15, N17, N19, N21, P1, P3, P5, P6, P8, P10, P12, P14, P16, P18, P20, P22, R2, R3, R4, R7, R9, R11, R13, R15, R17, R19, R21, T3, T6, T8, T10, T12,
VSS	T14, T16, T18, T20, T22, T26, U1, U3, U5, U7, U9, U11, U13, U15, U17, U19, U21, V1, V2, V3, V4, V6, V8, V10, V12, V14, V16, V18, V20, V22, W7, W9, W11,
VSS	W13, W15, W17, W19, W21, Y6, Y8, Y10, Y12, Y14, Y16, Y18, Y20, Y22, AA5, AA7, AA9, AA11, AA13, AA15, AA17, AA19, AA23, AA28, AB4, AB6, AB8,
VSS	AB10, AB12, AB14, AB16, AB18, AB20, AB22, AC2, AC5, AC7, AC11, AC13, AC15, AC17, AC19, AD6, AD8, AD10, AD12, AD14, AD16, AD18, AE7, AE8,

TMS320C6674
Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 2-17 Terminal Functions
— By Signal Name
(Part 13 of 13)

Signal Name	Ball Number
VSS	AE9, AE11, AE13, AE15, AE17, AE19, AE26, AF4, AF6, AF9, AF12, AF15, AF18, AF22AG7, AG10, AG13, AG16, AG19, AH6, AH9, AH12, AH15, AH18,
VSS	AJ1, AJ7, AJ10, AJ13, AJ16, AJ19, AJ29
End of Table 2-17	

**Table 2-18 Terminal Functions
— By Ball Number
(Part 1 of 21)**

Ball Number	Signal Name
A1	VSS
A2	DVDD15
A3	DDRQ56N
A4	DDR51
A5	DDR49
A6	DDRQ55N
A7	DDR40
A8	DDRQM5
A9	DDRQ54P
A10	DDRQM4
A11	DVDD15
A12	DDRCLKOUTP0
A13	DDRBA0
A14	DDRA00
A15	DDRA04
A16	DDRCLKOUTP1
A17	DVDD15
A18	DDRCB07
A19	DDRQ58P
A20	DDRQM8
A21	DDRQ53P
A22	DDRQM3
A23	DDR20
A24	DDRQ52P
A25	DDRQM2
A26	DDR15
A27	DDRQ51P
A28	DVDD15
A29	VSS
B1	DVDD15
B2	DDRQM7
B3	DDRQ56P
B4	DDR50
B5	DDRQM6
B6	DDRQ55P
B7	DDR44
B8	DDR38
B9	DDRQ54N
B10	DDR34
B11	VSS
B12	DDRCLKOUTN0
B13	DDRBA1

**Table 2-18 Terminal Functions
— By Ball Number
(Part 2 of 21)**

Ball Number	Signal Name
B14	DDRA01
B15	DDRA06
B16	DDRCLKOUTN1
B17	VSS
B18	DDRCB06
B19	DDRQ58N
B20	DDRCB03
B21	DDRQ53N
B22	DDR30
B23	DDR21
B24	DDRQ52N
B25	VSS
B26	DDR14
B27	DDRQ51N
B28	DDR05
B29	DVDD15
C1	DDRQ57N
C2	DDR59
C3	DDR55
C4	DDR54
C5	DDR48
C6	DDR47
C7	DDR43
C8	VSS
C9	DDR37
C10	DDRRAS
C11	DDRCOE0
C12	DDRCOE1
C13	DDRBA2
C14	DVDD15
C15	DDRA05
C16	DDRA13
C17	DDRA15
C18	DDRCB05
C19	DDRCB04
C20	DDRCB01
C21	DDR29
C22	DDR31
C23	VSS
C24	DDR22
C25	DVDD15
C26	DDR13

**Table 2-18 Terminal Functions
— By Ball Number
(Part 3 of 21)**

Ball Number	Signal Name
C27	DDRQM1
C28	DDRQ50P
C29	DDRQ50N
D1	DDRQ57P
D2	DDR57
D3	VSS
D4	DDR52
D5	DVDD15
D6	DDR46
D7	DDR41
D8	DVDD15
D9	DDR35
D10	DDR33
D11	DDRCOE0
D12	DDRCAS
D13	DDRODT0
D14	VSS
D15	DDRA07
D16	DDRA11
D17	DDRA14
D18	VSS
D19	DDRCB02
D20	DVDD15
D21	DDR24
D22	DDR28
D23	DVDD15
D24	DDR18
D25	DDR11
D26	DDR12
D27	DDR04
D28	DDR03
D29	DDR01
E1	DDR62
E2	DDR58
E3	DVDD15
E4	DDR53
E5	VSS
E6	DDR45
E7	DDR42
E8	DDR39
E9	DDR36
E10	DDR32

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

**Table 2-18 Terminal Functions
— By Ball Number
(Part 4 of 21)**

Ball Number	Signal Name
E11	DDRRESET
E12	DDRWE
E13	DDRODT1
E14	VREFSSTL
E15	DDRA09
E16	DDRA10
E17	DDRA12
E18	DDRCKE1
E19	DDRCB00
E20	VSS
E21	DDRD26
E22	DDRD23
E23	DDRD19
E24	DDRD09
E25	DDRD10
E26	DDRD06
E27	DDRD02
E28	DDRD00
E29	DDRDQM0
F1	DDRD63
F2	DDRD60
F3	DDRD61
F4	DDRD56
F5	DVDD15
F6	VSS
F7	DVDD15
F8	VSS
F9	DVDD15
F10	VSS
F11	DVDD15
F12	VSS
F13	DDRA03
F14	DDRA02
F15	DDRA08
F16	VSS
F17	DVDD15
F18	VSS
F19	DVDD15
F20	DDRD25
F21	DDRD27
F22	DDRD17
F23	DDRD16

**Table 2-18 Terminal Functions
— By Ball Number
(Part 5 of 21)**

Ball Number	Signal Name
F24	DDRD08
F25	DDRD07
F26	DVDD15
F27	VSS
F28	DVDD15
F29	VSS
G1	VSS
G2	DVDD15
G3	VSS
G4	DVDD15
G5	VSS
G6	VSS
G7	VSS
G8	DVDD15
G9	VSS
G10	DVDD15
G11	VSS
G12	DVDD15
G13	VSS
G14	DVDD15
G15	VSS
G16	DVDD15
G17	VSS
G18	DVDD15
G19	VSS
G20	DVDD15
G21	VSS
G22	PTV15
G23	DVDD15
G24	VSS
G25	RSV21
G26	MDIO
G27	DDRSRATE0
G28	RSV07
G29	DDRCLKP
H1	VSS
H2	VSS
H3	VSS
H4	VSS
H5	VSS
H6	VSS
H7	CVDD

**Table 2-18 Terminal Functions
— By Ball Number
(Part 6 of 21)**

Ball Number	Signal Name
H8	VSS
H9	CVDD
H10	VSS
H11	CVDD
H12	VSS
H13	CVDD
H14	VSS
H15	CVDD
H16	VSS
H17	CVDD
H18	VSS
H19	CVDD
H20	VSS
H21	CVDD
H22	AVDDA1
H23	VCNTL3
H24	DVDD18
H25	GPIO00
H25	LENDIAN †
H26	MDCLK
H27	DDRSRATE1
H28	RSV06
H29	DDRCLKN
J1	VSS
J2	VSS
J3	VSS
J4	VSS
J5	VSS
J6	VSS
J7	VSS
J8	CVDD1
J9	VSS
J10	CVDD
J11	VSS
J12	CVDD
J13	VSS
J14	CVDD1
J15	VSS
J16	CVDD
J17	VSS
J18	CVDD
J19	VSS

ADVANCE INFORMATION

Table 2-18 **Terminal Functions**
— By Ball Number
(Part 7 of 21)

Ball Number	Signal Name
J20	CVDD
J21	VSS
J22	RSV11
J23	VCNTL2
J24	GPIO06
J24	BOOTMODE05 †
J25	GPIO04
J25	BOOTMODE03 †
J26	GPIO03
J26	BOOTMODE02 †
J27	GPIO05
J27	BOOTMODE04 †
J28	GPIO01
J28	BOOTMODE00 †
J29	GPIO02
J29	BOOTMODE01 †
K1	VSS
K2	VSS
K3	VSS
K4	VSS
K5	VSS
K6	VSS
K7	CVDD1
K8	VSS
K9	CVDD1
K10	VSS
K11	CVDD
K12	VSS
K13	CVDD1
K14	VSS
K15	CVDD1
K16	VSS
K17	CVDD
K18	VSS
K19	CVDD
K20	VSS
K21	CVDD
K22	RSV10
K23	VCNTL1
K24	GPIO14
K24	PCIESSMODE0 †
K25	GPIO13

Table 2-18 **Terminal Functions**
— By Ball Number
(Part 8 of 21)

Ball Number	Signal Name
K25	BOOTMODE12 †
K26	GPIO09
K26	BOOTMODE08 †
K27	GPIO07
K27	BOOTMODE06 †
K28	GPIO08
K28	BOOTMODE07 †
K29	GPIO10
K29	BOOTMODE09 †
L1	VSS
L2	VSS
L3	VSS
L4	VSS
L5	VSS
L6	VSS
L7	VSS
L8	CVDD1
L9	VSS
L10	CVDD
L11	VSS
L12	CVDD
L13	VSS
L14	CVDD1
L15	VSS
L16	CVDD
L17	VSS
L18	CVDD
L19	VSS
L20	CVDD1
L21	VSS
L22	CVDD1
L23	VCNTL0
L24	TIMIO
L24	PCIESSEN †
L25	TIM00
L26	TIMI1
L27	GPIO15
L27	PCIESSMODE1 †
L28	GPIO11
L28	BOOTMODE10 †
L29	GPIO12
L29	BOOTMODE11 †

Table 2-18 **Terminal Functions**
— By Ball Number
(Part 9 of 21)

Ball Number	Signal Name
M1	MCMRXN2
M2	VSS
M3	VSS
M4	VSS
M5	MCMTXN0
M6	VSS
M7	VDDT1
M8	VSS
M9	CVDD1
M10	VSS
M11	CVDD
M12	VSS
M13	CVDD
M14	VSS
M15	CVDD
M16	VSS
M17	CVDD
M18	VSS
M19	CVDD
M20	VSS
M21	CVDD1
M22	VSS
M23	VD
M24	VCL
M25	$\overline{\text{NMI}}$
M26	TIMO1
M27	$\overline{\text{LRESETNMEN}}$
M28	VSS
M29	$\overline{\text{RESET}}$
N1	MCMRXP2
N2	MCMRXP3
N3	VSS
N4	MCMTXN3
N5	MCMTXP0
N6	VDDT1
N7	VSS
N8	CVDD
N9	VSS
N10	CVDD
N11	VSS
N12	CVDD
N13	VSS

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

**Table 2-18 Terminal Functions
— By Ball Number
(Part 10 of 21)**

Ball Number	Signal Name
N14	CVDD
N15	VSS
N16	CVDD
N17	VSS
N18	CVDD
N19	VSS
N20	CVDD1
N21	VSS
N22	CVDD1
N23	RSV03
N24	RSV02
N25	RESETFULL
N26	LRESET
N27	RESETSTAT
N28	DVDD18
N29	TCK
P1	VSS
P2	MCMRXN3
P3	VSS
P4	MCMTXP3
P5	VSS
P6	VSS
P7	VDDT1
P8	VSS
P9	CVDD
P10	VSS
P11	CVDD
P12	VSS
P13	CVDD
P14	VSS
P15	CVDD
P16	VSS
P17	CVDD
P18	VSS
P19	CVDD
P20	VSS
P21	CVDD
P22	VSS
P23	DVDD18
P24	EMIFWE
P25	EMIFCE0
P26	EMIFRW

**Table 2-18 Terminal Functions
— By Ball Number
(Part 11 of 21)**

Ball Number	Signal Name
P27	TDI
P28	TRST
P29	TMS
R1	MCMRXP1
R2	VSS
R3	VSS
R4	VSS
R5	MCMTXN2
R6	VDDT1
R7	VSS
R8	CVDD
R9	VSS
R10	CVDD
R11	VSS
R12	CVDD1
R13	VSS
R14	CVDD1
R15	VSS
R16	CVDD1
R17	VSS
R18	CVDD
R19	VSS
R20	CVDD
R21	VSS
R22	CVDD
R23	EMIFBE1
R24	EMIFBE0
R25	EMIFCE3
R26	EMIFOE
R27	EMIFCE1
R28	EMIFCE2
R29	TDO
T1	MCMRXN1
T2	MCMRXP0
T3	VSS
T4	MCMTXN1
T5	MCMTXP2
T6	VSS
T7	VDDT1
T8	VSS
T9	CVDD
T10	VSS

**Table 2-18 Terminal Functions
— By Ball Number
(Part 12 of 21)**

Ball Number	Signal Name
T11	CVDD
T12	VSS
T13	CVDD
T14	VSS
T15	CVDD
T16	VSS
T17	CVDD
T18	VSS
T19	CVDD
T20	VSS
T21	CVDD
T22	VSS
T23	DVDD18
T24	EMIFA01
T25	EMIFA03
T26	VSS
T27	EMIFA00
T28	EMIFWAIT1
T29	EMIFWAIT0
U1	VSS
U2	MCMRXN0
U3	VSS
U4	MCMTXP1
U5	VSS
U6	VDDT1
U7	VSS
U8	CVDD
U9	VSS
U10	CVDD
U11	VSS
U12	CVDD1
U13	VSS
U14	CVDD1
U15	VSS
U16	CVDD1
U17	VSS
U18	CVDD
U19	VSS
U20	CVDD
U21	VSS
U22	CVDD
U23	EMIFA23

ADVANCE INFORMATION

Table 2-18 **Terminal Functions**
— By Ball Number
(Part 13 of 21)

Ball Number	Signal Name
U24	EMIFA07
U25	EMIFA06
U26	DVDD18
U27	EMIFA04
U28	EMIFA05
U29	EMIFA02
V1	VSS
V2	VSS
V3	VSS
V4	VSS
V5	VDDR1
V6	VSS
V7	VDDT1
V8	VSS
V9	CVDD
V10	VSS
V11	CVDD
V12	VSS
V13	CVDD1
V14	VSS
V15	CVDD1
V16	VSS
V17	CVDD
V18	VSS
V19	CVDD
V20	VSS
V21	CVDD
V22	VSS
V23	DVDD18
V24	EMIFA13
V25	EMIFA12
V26	EMIFA11
V27	EMIFA10
V28	EMIFA08
V29	EMIFA09
W1	MCMREFCLKOUTN
W2	MCMCLKP
W3	MCMRXFLCLK
W4	MCMRXFLDAT
W5	RSV13
W6	RSV14
W7	VSS

Table 2-18 **Terminal Functions**
— By Ball Number
(Part 14 of 21)

Ball Number	Signal Name
W8	CVDD
W9	VSS
W10	CVDD
W11	VSS
W12	CVDD1
W13	VSS
W14	CVDD1
W15	VSS
W16	CVDD1
W17	VSS
W18	CVDD
W19	VSS
W20	CVDD
W21	VSS
W22	CVDD
W23	EMIFA20
W24	EMIFA19
W25	EMIFA18
W26	EMIFA17
W27	EMIFA15
W28	EMIFA14
W29	EMIFA16
Y1	MCMREFCLKOUTP
Y2	MCMCLKN
Y3	MCMRXPMCLK
Y4	MCMRXPMDAT
Y5	RSV12
Y6	VSS
Y7	DVDD18
Y8	VSS
Y9	CVDD
Y10	VSS
Y11	CVDD
Y12	VSS
Y13	CVDD
Y14	VSS
Y15	CVDD
Y16	VSS
Y17	CVDD
Y18	VSS
Y19	CVDD
Y20	VSS

Table 2-18 **Terminal Functions**
— By Ball Number
(Part 15 of 21)

Ball Number	Signal Name
Y21	CVDD
Y22	VSS
Y23	DVDD18
Y24	EMIFD11
Y25	EMIFD08
Y26	EMIFD03
Y27	EMIFD00
Y28	EMIFA22
Y29	EMIFA21
AA1	MCMTXFLCLK
AA2	MCMTXPMCLK
AA3	MCMTXFLDAT
AA4	MCMTXPMDAT
AA5	VSS
AA6	DVDD18
AA7	VSS
AA8	CVDD
AA9	VSS
AA10	CVDD
AA11	VSS
AA12	CVDD
AA13	VSS
AA14	CVDD
AA15	VSS
AA16	CVDD
AA17	VSS
AA18	CVDD
AA19	VSS
AA20	RSV0B
AA21	RSV0A
AA22	CVDD
AA23	VSS
AA24	EMIFD10
AA25	EMIFD07
AA26	EMIFD06
AA27	EMIFD04
AA28	VSS
AA29	EMIFD02
AB1	SPIDOUT
AB2	UARTRTS
AB3	UARTCTS
AB4	VSS

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 2-18 Terminal Functions
— By Ball Number
(Part 16 of 21)

Ball Number	Signal Name
AB5	DVDD18
AB6	VSS
AB7	DVDD18
AB8	VSS
AB9	VDDT2
AB10	VSS
AB11	VDDT2
AB12	VSS
AB13	VDDT2
AB14	VSS
AB15	VDDT2
AB16	VSS
AB17	VDDT2
AB18	VSS
AB19	DVDD18
AB20	VSS
AB21	DVDD18
AB22	VSS
AB23	EMIFD12
AB24	EMIFD13
AB25	EMIFD09
AB26	EMIFD14
AB27	EMIFD05
AB28	DVDD18
AB29	EMIFD01
AC1	UARTTXD
AC2	VSS
AC3	DVDD18
AC4	SDA
AC5	VSS
AC6	AVDDA2
AC7	VSS
AC8	VDDT2
AC9	RSV16
AC10	VDDT2
AC11	VSS
AC12	VDDT2
AC13	VSS
AC14	VDDT2
AC15	VSS
AC16	VDDT2
AC17	VSS

Table 2-18 Terminal Functions
— By Ball Number
(Part 17 of 21)

Ball Number	Signal Name
AC18	VDDT2
AC19	VSS
AC20	POR
AC21	TR12
AC22	TX12
AC23	TR04
AC24	TR06
AC25	EMIFD15
AC26	EMU03
AC27	EMU02
AC28	EMU01
AC29	EMU00
AD1	UARTRXD
AD2	SPIDIN
AD3	SCL
AD4	CORESEL1
AD5	AVDDA3
AD6	VSS
AD7	VDDT2
AD8	VSS
AD9	VDDT2
AD10	VSS
AD11	VDDT2
AD12	VSS
AD13	VDDT2
AD14	VSS
AD15	VDDT2
AD16	VSS
AD17	VDDT2
AD18	VSS
AD19	RSV17
AD20	HOUT
AD21	TR11
AD22	TX11
AD23	TR02
AD24	TR03
AD25	TX01
AD26	EMU13
AD27	EMU06
AD28	EMU05
AD29	EMU04
AE1	SPICLK

Table 2-18 Terminal Functions
— By Ball Number
(Part 18 of 21)

Ball Number	Signal Name
AE2	BOOTCOMPLETE
AE3	SYSCLKOUT
AE4	PACLKSEL
AE5	CORESEL3
AE6	CORESEL2
AE7	VSS
AE8	VSS
AE9	VSS
AE10	VDDR2
AE11	VSS
AE12	RSV15
AE13	VSS
AE14	VDDR4
AE15	VSS
AE16	VDDR3
AE17	VSS
AE18	VDDT2
AE19	VSS
AE20	TX15
AE21	TX13
AE22	TR10
AE23	TX06
AE24	TX00
AE25	TR07
AE26	VSS
AE27	EMU10
AE28	EMU08
AE29	EMU07
AF1	RSV22
AF2	CORESEL0
AF3	RSV20
AF4	VSS
AF5	DVDD18
AF6	VSS
AF7	PCIETXP0
AF8	PCIETXN0
AF9	VSS
AF10	RIOTXN0
AF11	RIOTXP0
AF12	VSS
AF13	RIOTXP3
AF14	RIOTXN3

ADVANCE INFORMATION

Table 2-18 **Terminal Functions**
— By Ball Number
(Part 19 of 21)

Ball Number	Signal Name
AF15	VSS
AF16	SGMII1TXP
AF17	SGMII1TXN
AF18	VSS
AF19	RSV09
AF20	TX17
AF21	TX10
AF22	VSS
AF23	TX07
AF24	TX05
AF25	CLKA0
AF26	DVDD18
AF27	EMU17
AF28	EMU11
AF29	EMU09
AG1	SPISCS0
AG2	SPISCS1
AG3	CORECLKP
AG4	CORECLKN
AG5	PCIECLKP
AG6	SRIOSGMIICLKP
AG7	VSS
AG8	PCIETXP1
AG9	PCIETXN1
AG10	VSS
AG11	RIOTXN1
AG12	RIOTXP1
AG13	VSS
AG14	RIOTXP2
AG15	RIOTXN2
AG16	VSS
AG17	SGMII0TXP
AG18	SGMII0TXN
AG19	VSS
AG20	TX14
AG21	TR17
AG22	DVDD18
AG23	FSA1
AG24	TX03
AG25	CLKB0
AG26	FSB0
AG27	EMU15

Table 2-18 **Terminal Functions**
— By Ball Number
(Part 20 of 21)

Ball Number	Signal Name
AG28	EMU14
AG29	EMU12
AH1	DVDD18
AH2	RSV04
AH3	RSV25
AH4	RSV24
AH5	PCIECLKN
AH6	VSS
AH7	PCIERXN0
AH8	PCIERXP0
AH9	VSS
AH10	RIORXN1
AH11	RIORXP1
AH12	VSS
AH13	RIORXP2
AH14	RIORXN2
AH15	VSS
AH16	SGMII1RXP
AH17	SGMII1RXN
AH18	VSS
AH19	RSV08
AH20	TX16
AH21	TR16
AH22	TR14
AH23	CLKB1
AH24	TX04
AH25	TR05
AH26	TR00
AH27	EMU18
AH28	RSV01
AH29	DVDD18
AJ1	VSS
AJ2	DVDD18
AJ3	RSV05
AJ4	PASSCLKN
AJ5	PASSCLKP
AJ6	SRIOSGMIICLKN
AJ7	VSS
AJ8	PCIERXP1
AJ9	PCIERXN1
AJ10	VSS
AJ11	RIORXN0

Table 2-18 **Terminal Functions**
— By Ball Number
(Part 21 of 21)

Ball Number	Signal Name
AJ12	RIORXP0
AJ13	VSS
AJ14	RIORXP3
AJ15	RIORXN3
AJ16	VSS
AJ17	SGMII0RXP
AJ18	SGMII0RXN
AJ19	VSS
AJ20	TR15
AJ21	TR13
AJ22	FSB1
AJ23	CLKA1
AJ24	TX02
AJ25	TR01
AJ26	FSA0
AJ27	EMU16
AJ28	DVDD18
AJ29	VSS
End of Table 2-18	

2.9 Development

2.9.1 Development Support

In case the customer would like to develop their own features and software on the C6674 device, TI offers an extensive line of development tools for the TMS320C6000™ DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. The tool's support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE).

The following products support development of C6000™ DSP-based applications:

- **Software Development Tools:**
 - Code Composer Studio™ Integrated Development Environment (IDE), including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools
 - Scalable, Real-Time Foundation Software (DSP/BIOS™), which provides the basic run-time target software needed to support any DSP application.
- **Hardware Development Tools:**
 - Extended Development System (XDS™) Emulator (supports C6000™ DSP multiprocessor system debug)
 - EVM (Evaluation Module)

2.9.2 Device Support

2.9.2.1 Device and Development-Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all DSP devices and support tools. Each DSP commercial family member has one of three prefixes: TMX, TMP, or TMS (e.g., TMX320CMH). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

- **TMX:** Experimental device that is not necessarily representative of the final device's electrical specifications
- **TMP:** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification
- **TMS:** Fully qualified production device

Support tool development evolutionary flow:

- **TMDX:** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- **TMDS:** Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped with the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

Related Documentation from Texas Instruments

These documents describe the TMS320C6674 Multicore Fixed and Floating-Point Digital Signal Processor. Copies of these documents are available on the Internet at www.ti.com

<i>64-bit Timer (Timer 64) for KeyStone Devices User Guide</i>	SPRUGV5
<i>Antenna Interface 2 (AIF2) for KeyStone Devices User Guide</i>	SPRUGV7
<i>Bootloader for the C66x DSP User Guide</i>	SPRUGY5
<i>C66x CorePac User Guide</i>	SPRUGW0
<i>C66x CPU and Instruction Set Reference Guide</i>	SPRUGH7
<i>C66x DSP Cache User Guide</i>	SPRUGY8
<i>DDR3 Design Guide for KeyStone Devices</i>	SPRABI1
<i>Emulation and Trace Headers Technical Reference</i>	SPRU655
<i>Enhanced Direct Memory Access 3 (EDMA3) for KeyStone Devices User Guide</i>	SPRUGS5
<i>Ethernet Media Access Control (EMAC) for KeyStone Devices User Guide</i>	SPRUGV9
<i>External Memory Interface (EMIF16) for KeyStone Devices User Guide</i>	SPRUGZ3
<i>Fast Fourier Transform Coprocessor (FFTC) for KeyStone Devices User Guide</i>	SPRUGS2
<i>General Purpose Input/Output (GPIO) for KeyStone Devices User Guide</i>	SPRUGV1
<i>Hardware Design Guide for KeyStone Devices</i>	SPRABI2
<i>HyperLink for KeyStone Devices User Guide</i>	SPRUGW8
<i>Inter Integrated Circuit (I²C) for KeyStone Devices User Guide</i>	SPRUGV3
<i>Interrupt Controller (INTC) for KeyStone Devices User Guide</i>	SPRUGW4
<i>Memory Protection Unit (MPU) for KeyStone Devices User Guide</i>	SPRUGW5
<i>Multicore Navigator for KeyStone Devices User Guide</i>	SPRUGR9
<i>Multicore Shared Memory Controller (MSMC) for KeyStone Devices User Guide</i>	SPRUGW7
<i>Packet Accelerator (PA) for KeyStone Devices User Guide</i>	SPRUGS4
<i>Peripheral Component Interconnect Express (PCIe) for KeyStone Devices User Guide</i>	SPRUGS6
<i>Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide</i>	SPRUGV2
<i>Power Management for KeyStone Devices</i>	SPRABH0
<i>Power Sleep Controller (PSC) for KeyStone Devices User Guide</i>	SPRUGV4
<i>Serial Peripheral Interface (SPI) for KeyStone Devices User Guide</i>	SPRUGP2
<i>Serial RapidIO (SRIO) for KeyStone Devices User Guide</i>	SPRUGW1
<i>Telecom Serial Interface Port (TSIP) for the C66x DSP User Guide</i>	SPRUGY4
<i>Universal Asynchronous Receiver/Transmitter (UART) for KeyStone Devices User Guide</i>	SPRUGP1
<i>Using Advanced Event Triggering to Debug Real-Time Problems in High Speed Embedded Microprocessor Systems</i>	SPRA387
<i>Using Advanced Event Triggering to Find and Fix Intermittent Real-Time Bugs</i>	SPRA753

3 Device Configuration

On the TMS320C6674 device, certain device configurations like boot mode and endianness, are selected at device power-on reset. The status of the peripherals (enabled/disabled) is determined after device power-on reset. By default, the peripherals on the device are disabled and need to be enabled by software before being used.

3.1 Device Configuration at Device Reset

Table 3-1 describes the device configuration pins. The logic level is latched at power-on reset to determine the device configuration. The logic level on the device configuration pins can be set by using external pullup/pulldown resistors or by using some control device (e.g., FPGA/CPLD) to intelligently drive these pins. When using a control device, care should be taken to ensure there is no contention on the lines when the device is out of reset. The device configuration pins are sampled during power-on reset and are driven after the reset is removed. To avoid contention, the control device must stop driving the device configuration pins of the DSP.



Note—If a configuration pin must be routed out from the device and it is not driven (Hi-Z state), the internal pullup/pulldown (IPU/IPD) resistor should not be relied upon. TI recommends the use of an external pullup/pulldown resistor. For more detailed information on pullup/pulldown resistors and situations in which external pullup/pulldown resistors are required, see Section 3.4 “Pullup/Pulldown Resistors” on page 77.

Table 3-1 TMS320C6674 Device Configuration Pins

Configuration Pin	Pin No.	IPD/IPU ⁽¹⁾	Functional Description
LENDIAN ^{(1) (2)}	H25	IPU	Device endian mode (LENDIAN). 0 = Device operates in big endian mode 1 = Device operates in little endian mode
BOOTMODE[12:0] ^{(1) (2)}	J28, J29, J26, J25, J27, J24, K27, K28, K26, K29, L28, L29, K25	IPD	Method of boot. Some pins may not be used by bootloader and can be used as general purpose config pins. Refer to the <i>Bootloader for the C66x DSP User Guide</i> (literature number SPRUGY5) for how to determine the device enumeration ID value.
PCIESSMODE[1:0] ^{(1) (2)}	L27, K24	IPD	PCIe Subsystem mode selection. 00 = PCIe in end point mode 01 = PCIe legacy end point (no support for MSI) 10 = PCIe in root complex mode 11 = Reserved
PCIESSEN ^{(1) (2)}	L24	IPD	PCIe subsystem enable/disable. 0 = PCIE Subsystem is disabled 1 = PCIE Subsystem is enabled
PACLKSEL ⁽¹⁾	AE4	IPD	Packet accelerator subsystem clock select. 0 = SYSCLK / ALT CORECLK (controlled by CORECLKSEL pin) is used as the input to PA_SS PLL 1 = PASSCLK is used as the input to PASS PLL
End of Table 3-1			

1 Internal 100-μA pulldown or pullup is provided for this terminal. In most systems, a 1-kΩ resistor can be used to oppose the IPD/IPU. For more detailed information on pulldown/pullup resistors and situations in which external pulldown/pullup resistors are required, see Section 3.4 “Pullup/Pulldown Resistors” on page 77.

2 These signal names are the secondary functions of these pins.

3.2 Peripheral Selection After Device Reset

Several of the peripherals on the TMS320C6674 are controlled by the Power Sleep Controller (PSC). By default, the PCIe, SRIO, and HyperLink are held in reset and clock-gated. The memories in these modules are also in a low-leakage sleep mode. Software is required to turn these memories on. Then, the software enables the modules (turns on clocks and de-asserts reset) before these modules can be used.

If one of the above modules is used in the selected ROM boot mode, the ROM code will automatically enable the module.

All other modules come up enabled by default and there is no special software sequence to enable. For more detailed information on the PSC usage, see the *Power Sleep Controller (PSC) for KeyStone Devices User Guide* (literature number [SPRUGV4](#)).

3.3 Device State Control Registers

The TMS320C6674 device has a set of registers that are used to control the status of its peripherals. These registers are shown in [Table 3-2](#).

Table 3-2 Device State Control Registers (Part 1 of 3)

Address Start	Address End	Size	Acronym	Description
0x02620000	0x02620007	8B	Reserved	
0x02620008	0x02620017	16B	Reserved	
0x02620018	0x0262001B	4B	JTAGID	See section 3.3.3
0x0262001C	0x0262001F	4B	Reserved	
0x02620020	0x02620023	4B	DEVSTAT	See section 3.3.1
0x02620024	0x02620037	20B	Reserved	
0x02620038	0x0262003B	4B	KICK0	See section 3.3.4
0x0262003C	0x0262003F	4B	KICK1	
0x02620040	0x02620043	4B	DSP_BOOT_ADDR0	The boot address for C66x DSP CorePac 0
0x02620044	0x02620047	4B	DSP_BOOT_ADDR1	The boot address for C66x DSP CorePac 1
0x02620048	0x0262004B	4B	DSP_BOOT_ADDR2	The boot address for C66x DSP CorePac 2
0x0262004C	0x0262004F	4B	DSP_BOOT_ADDR3	The boot address for C66x DSP CorePac 3
0x02620050	0x02620053	4B	Reserved	
0x02620054	0x02620057	4B	Reserved	
0x02620058	0x0262005B	4B	Reserved	
0x0262005C	0x0262005F	4B	Reserved	
0x02620060	0x026200DF	128B	Reserved	
0x026200E0	0x0262010F	48B	Reserved	
0x02620110	0x02620117	8B	MACID	See section 7.19 “Ethernet MAC (EMAC)” on page 190
0x02620118	0x0262012F	24B	Reserved	
0x02620130	0x02620133	4B	LRSTNMIPIN	See section 3.3.6
0x02620134	0x02620137	4B	RESET_STAT_CLR	See section 3.3.8
0x02620138	0x0262013B	4B	Reserved	
0x0262013C	0x0262013F	4B	BOOTCOMPLETE	See section 3.3.9
0x02620140	0x02620143	4B	Reserved	
0x02620144	0x02620147	4B	RESET_STAT	See section 3.3.7
0x02620148	0x0262014B	4B	LRSTNMIPINSTAT	See section 3.3.5
0x0262014C	0x0262014F	4B	DEVCFG	See section 3.3.2
0x02620150	0x02620153	4B	PWRSTATECTL	See section 3.3.10
0x02620154	0x0262017F	44B	Reserved	
0x02620180	0x02620183	4B	Reserved	
0x02620184	0x0262018F	12B	Reserved	

Table 3-2 Device State Control Registers (Part 2 of 3)

Address Start	Address End	Size	Acronym	Description
0x02620190	0x02620193	4B	Reserved	
0x02620194	0x02620197	4B	Reserved	
0x02620198	0x0262019B	4B	Reserved	
0x0262019C	0x0262019F	4B	Reserved	
0x026201A0	0x026201A3	4B	Reserved	
0x026201A4	0x026201A7	4B	Reserved	
0x026201A8	0x026201AB	4B	Reserved	
0x026201AC	0x026201AF	4B	Reserved	
0x026201B0	0x026201B3	4B	Reserved	
0x026201B4	0x026201B7	4B	Reserved	
0x026201B8	0x026201BB	4B	Reserved	
0x026201BC	0x026201BF	4B	Reserved	
0x026201C0	0x026201C3	4B	Reserved	
0x026201C4	0x026201C7	4B	Reserved	
0x026201C8	0x026201CB	4B	Reserved	
0x026201CC	0x026201CF	4B	Reserved	
0x026201D0	0x026201FF	48B	Reserved	
0x02620200	0x02620203	4B	NMIGR0	See section 3.3.11
0x02620204	0x02620207	4B	NMIGR1	
0x02620208	0x0262020B	4B	NMIGR2	
0x0262020C	0x0262020F	4B	NMIGR3	
0x02620210	0x02620213	4B	NMIGR4	
0x02620214	0x02620217	4B	NMIGR5	
0x02620218	0x0262021B	4B	NMIGR6	
0x0262021C	0x0262021F	4B	NMIGR7	
0x02620220	0x0262023F	32B	Reserved	
0x02620240	0x02620243	4B	IPCGR0	See section 3.3.12
0x02620244	0x02620247	4B	IPCGR1	
0x02620248	0x0262024B	4B	IPCGR2	
0x0262024C	0x0262024F	4B	IPCGR3	
0x02620250	0x02620253	4B	IPCGR4	
0x02620254	0x02620257	4B	IPCGR5	
0x02620258	0x0262025B	4B	IPCGR6	
0x0262025C	0x0262025F	4B	IPCGR7	
0x02620260	0x0262027B	28B	Reserved	
0x0262027C	0x0262027F	4B	IPCGRH	See section 3.3.14
0x02620280	0x02620283	4B	IPCAR0	See section 3.3.13
0x02620284	0x02620287	4B	IPCAR1	
0x02620288	0x0262028B	4B	IPCAR2	
0x0262028C	0x0262028F	4B	IPCAR3	
0x02620290	0x02620293	4B	IPCAR4	
0x02620294	0x02620297	4B	IPCAR5	
0x02620298	0x0262029B	4B	IPCAR6	
0x0262029C	0x0262029F	4B	IPCAR7	

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 3-2 Device State Control Registers (Part 3 of 3)

Address Start	Address End	Size	Acronym	Description
0x026202A0	0x026202BB	28B	Reserved	
0x026202BC	0x026202BF	4B	IPCARH	See section 3.3.15
0x026202C0	0x026202FF	64B	Reserved	
0x02620300	0x02620303	4B	TINPSEL	See section 3.3.16
0x02620304	0x02620307	4B	TOUTPSEL	See section 3.3.17
0x02620308	0x0262030B	4B	RSTMUX0	See section 3.3.18
0x0262030C	0x0262030F	4B	RSTMUX1	
0x02620310	0x02620313	4B	RSTMUX2	
0x02620314	0x02620317	4B	RSTMUX3	
0x02620318	0x0262031B	4B	RSTMUX4	
0x0262031C	0x0262031F	4B	RSTMUX5	
0x02620320	0x02620323	4B	RSTMUX6	
0x02620324	0x02620327	4B	RSTMUX7	
0x02620328	0x0262032B	4B	MAINPLLCTL0	See section 7.8 "Main PLL and PLL Controller" on page 209
0x0262032C	0x0262032F	4B	Reserved	
0x02620330	0x02620333	4B	DDR3PLLCTL0	See section 7.9 "DD3 PLL" on page 222
0x02620334	0x02620337	4B	Reserved	
0x02620338	0x0262033B	4B	PAPLLCTL0	See section 7.10 "PASS PLL" on page 224
0x0262033C	0x0262033F	4B	Reserved	

End of Table 3-2

3.3.1 Device Status Register

The Device Status Register depicts the device configuration selected upon a power-on reset by either the $\overline{\text{POR}}$ or $\overline{\text{RESETFULL}}$ pin. Once set, these bits will remain set until a power-on reset. The Device Status Register is shown in Figure 3-1 and described in Table 3-3.

Figure 3-1 Device Status Register

31	18	17	16	15	14	13	1	0
Reserved		PACLKSEL	PCIESSEN	PCISSMODE[1:0]		BOOTMODE[12:0]		LENDIAN
R-0			R-x	R/W-xx		R/W-xxxxxxxxxxxx		R-x ⁽¹⁾

Legend: R = Read only; RW = Read/Write; -n = value after reset

1 x indicates the bootstrap value latched via the external pin

Table 3-3 Device Status Register Field Descriptions (Part 1 of 2)

Bit	Field	Description
31-18	Reserved	Reserved. Read only, writes have no effect.
17	PACLKSEL	PA Clock select to select the reference clock for PA Sub-System PLL 0 = Selects PASSCLKP/N 1 = Selects output of Main PLL MUX (SYSCLK vs. ALTCoreCLK - depending on CORECLKSEL pin)
16	PCIESSEN	PCIe module enable 0 = PCIe module disabled 1 = PCIe module enabled

Table 3-3 Device Status Register Field Descriptions (Part 2 of 2)

Bit	Field	Description
15-14	PCIESSMODE[1:0]	PCIe Mode selection pins 00b = PCIe in End-point mode 01b = PCIe in Legacy End-point mode (no support for MSI) 10b = PCIe in Root complex mode 11b = Reserved
13-1	BOOTMODE[12:0]	Determines the bootmode configured for the device. For more information on bootmode, refer to Section 2.5 “ Boot Modes Supported and PLL Settings ” on page 27 and see the <i>Bootloader for the C66x DSP User Guide</i> (literature number SPRUGY5).
0	LENDIAN	Device Endian mode (LENDIAN) — Shows the status of whether the system is operating in Big Endian mode or Little Endian mode (default). 0 = System is operating in Big Endian mode 1 = System is operating in Little Endian mode (default)
End of Table 3-3		

3.3.2 Device Configuration Register

The Device Configuration Register is one-time writeable through software. The register is reset on all hard resets and is locked after the first write. The Device Configuration Register is shown in [Figure 3-2](#) and described in [Table 3-4](#).

Figure 3-2 Device Configuration Register (DEVCFG)

31	1	0
Reserved		SYSCLKOUTEN
R-0		R/W-1

Legend: R = Read only; RW = Read/Write; -n = value after reset

Table 3-4 Device Configuration Register Field Descriptions

Bit	Field	Description
31:1	Reserved	Reserved. Read only, writes have no effect.
0	SYSCLKOUTEN	SYSCLKOUT Enable 0 = No clock output 1 = Clock output enabled (default)
End of Table 3-4		

3.3.3 JTAG ID (JTAGID) Register Description

The JTAG ID register is a read-only register that identifies to the customer the JTAG/Device ID. For the device, the JTAG ID register resides at address location 0x0262 0018. The JTAG ID Register is shown in [Figure 3-3](#) and described in [Table 3-5](#).

Figure 3-3 JTAG ID (JTAGID) Register

31	28	27	12	11	1	0
VARIANT		PART NUMBER			MANUFACTURER	LSB
R-0000		R-0000 0000 1001 1110b			0000 0010 111b	R-1

Legend: RW = Read/Write; R = Read only; -n = value after reset

Table 3-5 JTAG ID Register Field Descriptions

Bit	Acronym	Value	Description
31-28	VARIANT	0000b	Variant (4-Bit) value. The value of this field depends on the silicon revision being used.
27-12	PART NUMBER	0000 0000 1001 1110b	Part Number for boundary scan
11-1	MANUFACTURER	0000 0010 111b	Manufacturer
0	LSB	1b	This bit is read as a 1 for TMS320C6674
End of Table 3-5			

3.3.4 Kicker Mechanism (KICK0 and KICK1) Register

The Bootcfg module contains a kicker mechanism to prevent any spurious writes from changing any of the Bootcfg MMR values. When the kicker is locked (which it is initially after power on reset) none of the Bootcfg MMRs are writable (they are only readable). This mechanism requires two MMR writes to the KICK0 and KICK1 registers with exact data values before the kicker lock mechanism is un-locked. See Table 3-2 “Device State Control Registers” on page 62 for the address location. Once released then all the Bootcfg MMRs having “write” permissions are writable (the read only MMRs are still read only). The first KICK0 data is 0x83e70b13. The second KICK1 data is 0x95a4f1e0. Writing any other data value to either of these kick MMRs will lock the kicker mechanism and block any writes to Bootcfg MMRs. In order to ensure protection to all Bootcfg MMRs, software must always re-lock the kicker mechanism after completing the MMR writes.

3.3.5 LRESETNMI PIN Status (LRSTNMIPINSTAT) Register

The LRSTNMIPINSTAT Register is created in Boot Configuration to latch the status of $\overline{\text{LRESET}}$ and $\overline{\text{NMI}}$ based on CORESEL. The LRESETNMI PIN Status Register is shown in Figure 3-4 and described in Table 3-6.

Figure 3-4 LRESETNMI PIN Status Register (LRSTNMIPINSTAT)

31	20	19	18	17	16	15	4	3	2	1	0
Reserved		NMI3	NMI2	NMI1	NMI0	Reserved		LR3	LR2	LR1	LR0
R, +0000 0000		R-0	R-0	R-0	R-0	R, +0000 0000		R-0	R-0	R-0	R-0

Legend: R = Read only; -n = value after reset;

Table 3-6 LRESETNMI PIN Status Register (LRSTNMIPINSTAT) Field Descriptions

Bit	Field	Description
31-20	Reserved	Reserved
19	NMI3	CorePac 3 in NMI
18	NMI2	CorePac 2 in NMI
17	NMI1	CorePac 1 in NMI
16	NMI0	CorePac 0 in NMI
15-4	Reserved	Reserved
3	LR3	CorePac 3 in Local Reset
2	LR2	CorePac 2 in Local Reset
1	LR1	CorePac 1 in Local Reset
0	LR0	CorePac 0 in Local Reset
End of Table 3-6		

3.3.6 LRESETNMI PIN Status Clear (LRSTNMIPINSTAT_CLR) Register

The LRSTNMIPINSTAT_CLR Register is used to clear the status of $\overline{\text{LRESET}}$ and $\overline{\text{NMI}}$ based on CORESEL. The LRESETNMI PIN Status Clear Register is shown in Figure 3-5 and described in Table 3-7.

Figure 3-5 LRESETNMI PIN Status Clear Register (LRSTNMIPINSTAT_CLR)

31	20	19	18	17	16	15	4	3	2	1	0
Reserved	NMI3	NMI2	NMI1	NMI0	Reserved	LR3	LR2	LR1	LR0		
R, +0000 0000	WC,+0	WC,+0	WC,+0	WC,+0	R, +0000 0000	WC,+0	WC,+0	WC,+0	WC,+0		

Legend: R = Read only; -n = value after reset; WC = Write 1 to Clear

Table 3-7 LRESETNMI PIN Status Clear Register (LRSTNMIPINSTAT_CLR) Field Descriptions

Bit	Field	Description
31-20	Reserved	Reserved
19	NMI3	CorePac 3 in NMI Clear
18	NMI2	CorePac 2 in NMI Clear
17	NMI1	CorePac 1 in NMI Clear
16	NMI0	CorePac 0 in NMI Clear
15-4	Reserved	Reserved
3	LR3	CorePac 3 in Local Reset Clear
2	LR2	CorePac 2 in Local Reset Clear
1	LR1	CorePac 1 in Local Reset Clear
0	LR0	CorePac 0 in Local Reset Clear
End of Table 3-7		

3.3.7 Reset Status (RESET_STAT) Register

The reset status register (RESET_STAT) captures the status of Local reset (LRx) for each of the cores and also the global device reset (GR). Software can use this information to take different device initialization steps, if desired.

- In case of Local reset: The LRx bits are written as 1 and GR bit is written as 0 only when the CorePac receives an local reset without receiving a global reset.
- In case of Global reset: The LRx bits are written as 0 and GR bit is written as 1 only when a global reset is asserted.

The Reset Status Register is shown in Figure 3-6 and described in Table 3-8.

Figure 3-6 Reset Status Register (RESET_STAT)

31	30	4	3	2	1	0
GR	Reserved	LR3	LR2	LR1	LR0	
R, +1	R, + 000 0000 0000 0000 0000 0000	R,+0	R,+0	R,+0	R,+0	

Legend: R = Read only; -n = value after reset

Table 3-8 Reset Status Register (RESET_STAT) Field Descriptions

Bit	Field	Description
31	GR	Global reset status 0 = Device has not received a global reset. 1 = Device received a global reset.
30-4	Reserved	Reserved
3	LR3	CorePac 3 reset status 0 = CorePac 3 has not received a local reset. 1 = CorePac 3 received a local reset.
2	LR2	CorePac 2 reset status 0 = CorePac 2 has not received a local reset. 1 = CorePac 2 received a local reset.
1	LR1	CorePac 1 reset status 0 = CorePac 1 has not received a local reset. 1 = CorePac 1 received a local reset.
0	LR0	CorePac 0 reset status 0 = CorePac 0 has not received a local reset. 1 = CorePac 0 received a local reset.
End of Table 3-8		

3.3.8 Reset Status Clear (RESET_STAT_CLR) Register

The RESET_STAT bits can be cleared by writing 1 to the corresponding bit in the RESET_STAT_CLR register. The Reset Status Clear Register is shown in [Figure 3-7](#) and described in [Table 3-9](#).

Figure 3-7 Reset Status Clear Register (RESET_STAT_CLR)

31	30			4	3	2	1	0
GR	Reserved				LR3	LR2	LR1	LR0
RW, +0	R, + 000 0000 0000 0000 0000				RW,+0	RW,+0	RW,+0	RW,+0

Legend: R = Read only; RW = Read/Write; -n = value after reset

Table 3-9 Reset Status Clear Register (RESET_STAT_CLR) Field Descriptions

Bit	Field	Description
31	GR	Global Reset Clear bit 0 = Writing a 0 has no effect. 1 = Writing a 1 to the GR bit clears the corresponding bit in the RESET_STAT register.
30-4	Reserved	Reserved
3	LR3	CorePac 3 reset Clear bit 0 = Writing a 0 has no effect. 1 = Writing a 1 to the LR3 bit clears the corresponding bit in the RESET_STAT register.
2	LR2	CorePac 2 reset Clear bit 0 = Writing a 0 has no effect. 1 = Writing a 1 to the LR2 bit clears the corresponding bit in the RESET_STAT register.
1	LR1	CorePac 1 reset Clear bit 0 = Writing a 0 has no effect. 1 = Writing a 1 to the LR1 bit clears the corresponding bit in the RESET_STAT register.
0	LR0	CorePac 0 reset Clear bit 0 = Writing a 0 has no effect. 1 = Writing a 1 to the LR0 bit clears the corresponding bit in the RESET_STAT register.
End of Table 3-9		

3.3.9 Boot Complete (BOOTCOMPLETE) Register

The BOOTCOMPLETE register controls the BOOTCOMPLETE pin status. The purpose is to indicate the completion of the ROM booting process. The Boot Complete Register is shown in Figure 3-8 and described in Table 3-10.

Figure 3-8 Boot Complete Register (BOOTCOMPLETE)

31	4	3	2	1	0
Reserved		BC3	BC2	BC1	BC0
R, + 0000 0000 0000 0000 0000 0000		RW,+0	RW,+0	RW,+0	RW,+0

Legend: R = Read only; RW = Read/Write; -n = value after reset

Table 3-10 Boot Complete Register (BOOTCOMPLETE) Field Descriptions

Bit	Field	Description
31-4	Reserved	Reserved
3	BC3	CorePac 3 boot status 0 = CorePac 3 boot NOT complete 1 = CorePac 3 boot complete
2	BC2	CorePac 2 boot status 0 = CorePac 2 boot NOT complete 1 = CorePac 2 boot complete
1	BC1	CorePac 1 boot status 0 = CorePac 1 boot NOT complete 1 = CorePac 1 boot complete
0	BC0	CorePac 0 boot status 0 = CorePac 0 boot NOT complete 1 = CorePac 0 boot complete
End of Table 3-10		

The BCx bit indicates the boot complete status of the corresponding core. All BCx bits will be sticky bits — that is they can be set only once by the software after device reset and they will be cleared to 0 on all device resets.

Boot ROM code will be implemented such that each core will set its corresponding BCx bit immediately before branching to the predefined location in memory.

3.3.10 Power State Control (PWRSTATECTL) Register

The PWRSTATECTL register is controlled by the software to indicate the power-saving mode. ROM code reads this register to differentiate between the various power saving modes. This register is cleared only by POR and will survive all other device resets. See the *Hardware Design Guide for KeyStone Devices* in “[Related Documentation from Texas Instruments](#)” on page 59 for more information. The Power State Control Register is shown in Figure 3-9 and described in Table 3-11.

Figure 3-9 Power State Control Register (PWRSTATECTL)

31	3	2	1	0
GENERAL_PURPOSE		HIBERNATION_MODE	HIBERNATION	STANDBY
RW, +0000 0000 0000 0000 0000 0000 0		RW,+0	RW,+0	RW,+0

Legend: RW = Read/Write; -n = value after reset

Table 3-11 Power State Control Register (PWRSTATECTL) Field Descriptions

Bit	Field	Description
31-3	GENERAL_PURPOSE	Used to provide a start address for execution out of the hibernation modes. See the Bootloader for the C66x DSP User Guide in "Related Documentation from Texas Instruments" on page 59.
2	HIBERNATION_MODE	Indicates whether the device is in hibernation mode 1 or mode 2. 0 = Hibernation mode 1 1 = Hibernation mode 2
1	HIBERNATION	Indicates whether the device is in hibernation mode or not. 0 = Not in hibernation mode 1 = Hibernation mode
0	STANDBY	Indicates whether the device is in standby mode or not. 0 = Not in standby mode 1 = Standby mode
End of Table 3-11		

3.3.11 NMI Even Generation to CorePac (NMIGRx) Register

NMIGRx registers are used for generating NMI events to the corresponding CorePac. The C6674 has four NMIGRx registers (NMIGR0 through NMIGR3). The NMIGR0 register generates an NMI event to CorePac0, the NMIGR1 register generates an NMI event to CorePac1, and so on. Writing a 1 to the NMIG field generates a NMI pulse. Writing a 0 has no effect and Reads return 0 and have no other effect. The NMI Even Generation to CorePac Register is shown in [Figure 3-10](#) and described in [Table 3-12](#).

Figure 3-10 NMI Generation Register (NMIGRx)

31	1	0
GENERAL_PURPOSE		NMIG
R, +0000 0000 0000 0000 0000 0000 0000 000		RW,+0

Legend: RW = Read/Write; -n = value after reset

Table 3-12 NMI Generation Register (NMIGRx) Field Descriptions

Bit	Field	Description
31-1	Reserved	Reserved
0	NMIG	Reads return 0 Writes: 0 = No effect 1 = Creates NMI pulse to the corresponding CorePac — CorePac0 for NMIGR0, etc.
End of Table 3-12		

3.3.12 IPC Generation (IPCGRx) Registers

IPCGRx are the IPC interrupt generation registers to facilitate inter CorePac interrupts.

The C6674 has four IPCGRx registers (IPCGR0 through IPCGR3) registers. This can be used by external hosts or CorePacs to generate interrupts to other CorePacs. A write of 1 to IPCG field of IPCGRx register will generate an interrupt pulse to CorePacx (0 ≤ x ≤ 3).

These registers also provide a *Source ID* facility by which up to 28 different sources of interrupts can be identified. Allocation of source bits to source processor and meaning is entirely based on software convention. The register field descriptions are given in the following tables. Virtually anything can be a source for these registers as this is completely controlled by software. Any master that has access to BOOTCFG module space can write to these registers. The IPC Generation Register is shown in [Figure 3-11](#) and described in [Table 3-13](#).

Figure 3-11 IPC Generation Registers (IPCGRx)

31	30	29	28	27	8	7	6	5	4	3	1	0
SRCS27	SRCS26	SRCS25	SRCS24	SRCS23 – SRCS4		SRCS3	SRCS2	RCS1	SRCS0	Reserved		IPCG
RW +0	RW +0	RW +0	RW +0	RW +0 (per bit field)		RW +0	RW +0	RW +0	RW +0	R, +000		RW +0

Legend: R = Read only; RW = Read/Write; -n = value after reset

Table 3-13 IPC Generation Registers (IPCGRx) Field Descriptions

Bit	Field	Description
31-4	SRCSx	Reads return current value of internal register bit. Writes: 0 = No effect 1 = Sets both SRCSx and the corresponding SRCCx.
3-1	Reserved	Reserved
0	IPCG	Reads return 0. Writes: 0 = No effect 1 = Creates an Inter-DSP interrupt.
End of Table 3-13		

3.3.13 IPC Acknowledgement (IPCARx) Registers

IPCARx are the IPC interrupt-acknowledgement registers to facilitate inter-CorePac core interrupts.

The C6674 has four IPCARx (IPCAR0 through IPCAR3) registers. These registers also provide a *Source ID* facility by which up to 28 different sources of interrupts can be identified. Allocation of source bits to source processor and meaning is entirely based on software convention. The register field descriptions are given in the following tables. Virtually anything can be a source for these registers as this is completely controlled by software. Any master that has access to BOOTCFG module space can write to these registers. The IPC Acknowledgement Register is shown in [Figure 3-12](#) and described in [Table 3-14](#).

Figure 3-12 IPC Acknowledgement Registers (IPCARx)

31	30	29	28	27	8	7	6	5	4	3	0
SRCC27	SRCC26	SRCC25	SRCC24	SRCC23 – SRCC4		SRCC3	SRCC2	RCC1	SRCC0	Reserved	
RW +0	RW +0	RW +0	RW +0	RW +0 (per bit field)		RW +0	RW +0	RW +0	RW +0	R, +0000	

Legend: R = Read only; RW = Read/Write; -n = value after reset

Table 3-14 IPC Acknowledgement Registers (IPCARx) Field Descriptions

Bit	Field	Description
31-4	SRCCx	Reads return current value of internal register bit. Writes: 0 = No effect 1 = Clears both SRCCx and the corresponding SRCSx
3-0	Reserved	Reserved
End of Table 3-14		

3.3.14 IPC Generation Host (IPCGRH) Register

IPCGRH register is provided to facilitate host DSP interrupt. Operation and use of IPCGRH is the same as other IPCGR registers. Interrupt output pulse created by IPCGRH is driven on a device pin, host interrupt/event output (HOUT).

The host interrupt output pulse should be stretched. It should be asserted for 4 bootcfg clock cycles (DSP/6) followed by a deassertion of 4 bootcfg clock cycles. Generating the pulse will result in 8 DSP/6 cycle pulse blocking window. Write to IPCGRH with IPCG bit (bit 0) set will only generate a pulse if they are beyond 8 DSP/6 cycle period. The IPC Generation Host Register is shown in [Figure 3-13](#) and described in [Table 3-15](#).

Figure 3-13 IPC Generation Registers (IPCGRH)

31	30	29	28	27	8	7	6	5	4	3	1	0
SRCS27	SRCS26	SRCS25	SRCS24	SRCS23 – SRCS4		SRCS3	SRCS2	RCS1	SRCS0	Reserved		IPCG
RW +0	RW +0	RW +0	RW +0	RW +0 (per bit field)		RW +0	RW +0	RW +0	RW +0	R, +000		RW +0

Legend: R = Read only; RW = Read/Write; -n = value after reset

Table 3-15 IPC Generation Registers (IPCGRH) Field Descriptions

Bit	Field	Description
31-4	SRCSx	Reads return current value of internal register bit. Writes: 0 = No effect 1 = Sets both SRCSx and the corresponding SRCCx.
3-1	Reserved	Reserved
0	IPCG	Reads return 0. Writes: 0 = No effect 1 = Creates an interrupt pulse on device pin (host interrupt/event output in HOUT pin)
End of Table 3-15		

3.3.15 IPC Acknowledgement Host (IPCARH) Register

IPCARH registers are provided to facilitate host DSP interrupt. Operation and use of IPCARH is the same as other IPCAR registers. The IPC Acknowledgement Host Register is shown in [Figure 3-14](#) and described in [Table 3-16](#).

Figure 3-14 IPC Acknowledgement Register (IPCARH)

31	30	29	28	27	8	7	6	5	4	3	0
SRCC27	SRCC26	SRCC25	SRCC24	SRCC23 – SRCC4		SRCC3	SRCC2	RCC1	SRCC0	Reserved	
RW +0	RW +0	RW +0	RW +0	RW +0 (per bit field)		RW +0	RW +0	RW +0	RW +0	R, +0000	

Legend: R = Read only; RW = Read/Write; -n = value after reset

Table 3-16 IPC Acknowledgement Register (IPCARH) Field Descriptions

Bit	Field	Description
31-4	SRCCx	Reads return current value of internal register bit. Writes: 0 = No effect 1 = Clears both SRCCx and the corresponding SRCSx
3-0	Reserved	Reserved
End of Table 3-16		

3.3.16 Timer Input Selection Register (TINPSEL)

Timer input selection is handled within the control register TINPSEL. The Timer Input Selection Register is shown in [Figure 3-15](#) and described in [Table 3-17](#).

Figure 3-15 Timer Input Selection Register (TINPSEL)

31				16		15	14	13	12	11	10
Reserved					TINPHSEL7	TINPLSEL7	TINPHSEL6	TINPLSEL6	TINPHSEL5	TINPLSEL5	
					RW, +1	RW, +0	RW, +1	RW, +0	RW, +1	RW, +0	
10		9	8	7	6	5	4	3	2	1	0
TINPLSEL5	TINPHSEL4	TINPLSEL4	TINPHSEL3	TINPLSEL3	TINPHSEL2	TINPLSEL2	TINPHSEL1	TINPLSEL1	TINPHSEL0	TINPLSEL0	
RW, +0	RW, +1	RW, +0	RW, +1	RW, +0	RW, +1	RW, +0	RW, +1	RW, +1	RW, +1	RW, +0	

R = Read only; RW = Read/Write; -n = value after reset

Table 3-17 Timer Input Selection Field Description (TINPSEL) (Part 1 of 2)

Bit	Field	Description
31-16	Reserved	Reserved
15	TINPHSEL7	Input select for TIMER7 high. 0 = TIMI0 1 = TIMI1
14	TINPLSEL7	Input select for TIMER7 low. 0 = TIMI0 1 = TIMI1
13	TINPHSEL6	Input select for TIMER6 high. 0 = TIMI0 1 = TIMI1

Table 3-17 Timer Input Selection Field Description (TINPSEL) (Part 2 of 2)

Bit	Field	Description
12	TINPLSEL6	Input select for TIMER6 low. 0 = TIMI0 1 = TIMI1
11	TINPHSEL5	Input select for TIMER5 high. 0 = TIMI0 1 = TIMI1
10	TINPLSEL5	Input select for TIMER5 low. 0 = TIMI0 1 = TIMI1
9	TINPHSEL4	Input select for TIMER4 high. 0 = TIMI0 1 = TIMI1
8	TINPLSEL4	Input select for TIMER4 low. 0 = TIMI0 1 = TIMI1
7	TINPHSEL3	Input select for TIMER3 high. 0 = TIMI0 1 = TIMI1
6	TINPLSEL3	Input select for TIMER3 low. 0 = TIMI0 1 = TIMI1
5	TINPHSEL2	Input select for TIMER2 high. 0 = TIMI0 1 = TIMI1
4	TINPLSEL2	Input select for TIMER2 low. 0 = TIMI0 1 = TIMI1
3	TINPHSEL1	Input select for TIMER1 high. 0 = TIMI0 1 = TIMI1
2	TINPLSEL1	Input select for TIMER1 low. 0 = TIMI0 1 = TIMI1
1	TINPHSEL0	Input select for TIMER0 high. 0 = TIMI0 1 = TIMI1
0	TINPLSEL0	Input select for TIMER0 low. 0 = TIMI0 1 = TIMI1
End of Table 3-17		

3.3.17 Timer Output Selection Register (TOUTPSEL)

The timer output selection is handled within the control register TOUTSEL. The Timer Output Selection Register is shown in [Figure 3-16](#) and described in [Table 3-18](#).

Figure 3-16 Timer Output Selection Register (TOUTPSEL)

31	10	9	5	4	0
Reserved		TOUTPSEL1		TOUTPSEL0	
R,+000000000000000000000000		RW,+00001		RW,+00000	

Legend: R = Read only; RW = Read/Write; -n = value after reset

Table 3-18 Timer Output Selection Field Description (TOUTPSEL)

Bit	Field	Description
31-9	Reserved	Reserved
9-5	TOUTPSEL1	Output select for TIMO1 0000: TOUTL0 0001: TOUTH0 0010: TOUTL1 0011: TOUTH1 0100: TOUTL2 0101: TOUTH2 0110: TOUTL3 0111: TOUTH3 01000: TOUTL4 01001: TOUTH4 01010: TOUTL5 01011: TOUTH5 01100: TOUTL6 01101: TOUTH6 01110: TOUTL7 01111: TOUTH7 10000 to 11111: Reserved
4	Reserved	Reserved
4-0	TOUTPSEL0	Output select for TIMO0 0000: TOUTL0 0001: TOUTH0 0010: TOUTL1 0011: TOUTH1 0100: TOUTL2 0101: TOUTH2 0110: TOUTL3 0111: TOUTH3 01000: TOUTL4 01001: TOUTH4 01010: TOUTL5 01011: TOUTH5 01100: TOUTL6 01101: TOUTH6 01110: TOUTL7 01111: TOUTH7 10000 to 11111: Reserved
End of Table 3-18		

3.3.18 Reset Mux (RSTMUXx) Register

The software controls the Reset Mux block through the reset multiplex registers using RSTMUX0 through RSTMUX3 for each of the four CorePacs on the C6674. These registers are located in Bootcfg memory space. The Timer Output Selection Register is shown in [Figure 3-17](#) and described in [Table 3-19](#).

Figure 3-17 Reset Mux Register RSTMUXx

31	10	9	8	7	5	4	3	1	0
Reserved		EVTSTATCLR	Reserved	DELAY	EVTSTAT	OMODE	LOCK		
R,+0000 0000 0000 0000 0000 00		RC,+0	R,+0	RW,+100	R,+0	RW,+000	RW,+0		

Legend: R = Read only; RW = Read/Write; -n = value after reset; RC = Read only and write 1 to clear

Table 3-19 Reset Mux Register Field Descriptions

Bit	Field	Description
31-10	Reserved	Reserved
9	EVTSTATCLR	0 = Writing 0 had no effect 1 = Writing 1 to this bit clears the EVTSTAT bit
8	Reserved	Reserved
7-5	DELAY	000b = 256 DSP/6 cycles delay between NMI & Local reset, when OMODE = 100b 001b = 512 DSP/6 cycles delay between NMI & Local reset, when OMODE=100b 010b = 1024 DSP/6 cycles delay between NMI & Local reset, when OMODE=100b 011b = 2048 DSP/6 cycles delay between NMI & Local reset, when OMODE=100b 100b = 4096 DSP/6 cycles delay between NMI & Local reset, when OMODE=100b (Default) 101b = 8192 DSP/6 cycles delay between NMI & Local reset, when OMODE=100b 110b = 16384 DSP/6 cycles delay between NMI & Local reset, when OMODE=100b 111b = 32768 DSP/6 cycles delay between NMI & Local reset, when OMODE=100b
4	EVTSTAT	0 = No event received (Default) 1 = WD timer event received by Reset Mux block
3-1	OMODE	000b = WD Timer Event input to the Reset Mux block does not cause any output event (Default) 001b = Reserved 010b = WD Timer Event input to the Reset Mux block causes local reset input to CorePac 011b = WD Timer Event input to the Reset Mux block causes NMI input to CorePac 100b = WD Timer Event input to the Reset Mux block causes NMI input followed by Local reset input to CorePac. Delay between NMI and local reset is set in DELAY bit field. 101b = WD Timer Event input to the Reset Mux block causes Device Reset to C6674 110b = Reserved 111b = Reserved
0	LOCK	0 = Register fields are not locked (Default) 1 = Register fields are locked until the next timer reset
End of Table 3-19		

3.4 Pullup/Pulldown Resistors

Proper board design should ensure that input pins to the device always be at a valid logic level and not floating. This may be achieved via pullup/pulldown resistors. The device features internal pullup (IPU) and internal pulldown (IPD) resistors on most pins to eliminate the need, unless otherwise noted, for external pullup/pulldown resistors.

An external pullup/pulldown resistor needs to be used in the following situations:

- **Device Configuration Pins:** If the pin is both routed out and are not driven (in Hi-Z state), an external pullup/pulldown resistor must be used, even if the IPU/IPD matches the desired value/state.
- **Other Input Pins:** If the IPU/IPD does not match the desired value/state, use an external pullup/pulldown resistor to pull the signal to the opposite rail.

For the device configuration pins (listed in [Table 3-1](#)), if they are both routed out and are not driven (in Hi-Z state), it is strongly recommended that an external pullup/pulldown resistor be implemented. Although, internal pullup/pulldown resistors exist on these pins and they may match the desired configuration value, providing external connectivity can help ensure that valid logic levels are latched on these device configuration pins. In addition, applying external pullup/pulldown resistors on the device configuration pins adds convenience to the user in debugging and flexibility in switching operating modes.

Tips for choosing an external pullup/pulldown resistor:

- Consider the total amount of current that may pass through the pullup or pulldown resistor. Make sure to include the leakage currents of all the devices connected to the net, as well as any internal pullup or pulldown resistors.
- Decide a target value for the net. For a pulldown resistor, this should be below the lowest V_{IL} level of all inputs connected to the net. For a pullup resistor, this should be above the highest V_{IH} level of all inputs on the net. A reasonable choice would be to target the V_{OL} or V_{OH} levels for the logic family of the limiting device; which, by definition, have margin to the V_{IL} and V_{IH} levels.
- Select a pullup/pulldown resistor with the largest possible value that can still ensure that the net will reach the target pulled value when maximum current from all devices on the net is flowing through the resistor. The current to be considered includes leakage current plus, any other internal and external pullup/pulldown resistors on the net.
- For bidirectional nets, there is an additional consideration that sets a lower limit on the resistance value of the external resistor. Verify that the resistance is small enough that the weakest output buffer can drive the net to the opposite logic level (including margin).
- Remember to include tolerances when selecting the resistor value.
- For pullup resistors, also remember to include tolerances on the DV_{DD} rail.

For most systems:

- A 1-k Ω resistor can be used to oppose the IPU/IPD while meeting the above criteria. Users should confirm this resistor value is correct for their specific application.
- A 20-k Ω resistor can be used to compliment the IPU/IPD on the device configuration pins while meeting the above criteria. Users should confirm this resistor value is correct for their specific application.

For more detailed information on input current (I_I), and the low-level/high-level input voltages (V_{IL} and V_{IH}) for the TMS320C6674 device, see Section 6.3 “[Electrical Characteristics](#)” on page 93.

To determine which pins on the device include internal pullup/pulldown resistors, see Table 2-15 “[Terminal Functions — Signals and Control by Function](#)” on page 33.

4 System Interconnect

On the TMS320C6674 device, the C66x CorePac, the EDMA3 transfer controllers, and the system peripherals are interconnected through two switch fabrics. The switch fabrics allow for low-latency, concurrent data transfers between master peripherals and slave peripherals. The switch fabrics also allow for seamless arbitration between the system masters when accessing system slaves.

4.1 Internal Buses, Bridges, and Switch Fabrics

Two types of buses exist in the device: data buses and configuration buses. Some peripherals have both a data bus and a configuration bus interface, while others only have one type of interface. Furthermore, the bus interface width and speed varies from peripheral to peripheral. Configuration buses are mainly used to access the register space of a peripheral and the data buses are used mainly for data transfers. However, in some cases, the configuration bus is also used to transfer data. Similarly, the data bus can also be used to access the register space of a peripheral. For example, the DDR3 memory controller registers are accessed through their data bus interface.

The C66x CorePac, the EDMA3 traffic controllers, and the various system peripherals can be classified into two categories: masters and slaves.

Masters are capable of initiating read and write transfers in the system and do not rely on the EDMA3 for their data transfers. Slaves on the other hand rely on the EDMA3 to perform transfers to and from them. Examples of masters include the EDMA3 traffic controllers, SRIO, and EMAC. Examples of slaves include the SPI, UART, and I²C.

The device contains two switch fabrics (the TeraNet) through which masters and slaves communicate. The data switch fabric, known as the data switched central resource (SCR), is a high-throughput interconnect mainly used to move data across the system (for more information, see Section 4.2 “[Data Switch Fabric Connections](#)”). The data SCR is further divided into two smaller SCRs. One connects very high speed masters to slaves via 256-bit data buses running at a DSP/2 frequency. The other connects masters to slaves via 128-bit data buses running at a DSP/3 frequency. Peripherals that match the native bus width of the SCR it is connected to can connect directly to the data SCR; other peripherals require a bridge.

The configuration switch fabric, also known as the configuration switch central resource (SCR), is mainly used to access peripheral registers (for more information, see Section 4.3 “[Configuration Switch Fabric](#)”). The configuration SCR connects the C66x CorePac and masters on the data switch fabric to slaves via 32-bit configuration buses running at a DSP/3 frequency. As with the data SCR, some peripherals require the use of a bridge to interface to the configuration SCR.

Bridges perform a variety of functions:

- Conversion between configuration bus and data bus.
- Width conversion between peripheral bus width and SCR bus width.
- Frequency conversion between peripheral bus frequency and SCR bus frequency.

4.2 Data Switch Fabric Connections

A detailed figure will be added here for a future release. Connection information is shown in the tables below.

Table 4-1 DSP/2 Data SCR Connection Matrix

Masters	Slave						
	HyperLink_Slave	MSMC_SMS	MSMC_SES	To DSP/3 Data SCR			
				Br_1	Br_2	Br_3	Br_4
TPCC0_TC0_RD	Y	Y	Y	N	Y	N	N
TPCC0_TC0_WR	Y	Y	Y	N	Y	N	N
TPCC0_TC1_RD	Y	Y	Y	N	N	Y	N
TPCC0_TC1_WR	Y	Y	Y	N	N	Y	N
HyperLink_Master	N	Y	Y	Y	N	N	N
MSMC_master	Y	N	N	N	N	N	Y
From DSP/3 Data SCR Br_5	Y	Y	Y	N	N	N	N
From DSP/3 Data SCR Br_6	Y	Y	Y	N	N	N	N
From DSP/3 Data SCR Br_7	Y	Y	Y	N	N	N	N
From DSP/3 Data SCR Br_8	Y	Y	Y	N	N	N	N
From DSP/3 Data SCR Br_9	Y	Y	Y	N	N	N	N
From DSP/3 Data SCR Br_10	Y	Y	Y	N	N	N	N
End of Table 4-1							

Table 4-2 DSP/3 Data SCR Connection Matrix (Part 1 of 2)

Masters	Slaves																		
	CorePac0_SDMA	CorePac1_SDMA	CorePac2_SDMA	CorePac3_SDMA	SRIO_Data_Slave	Boot ROM	SPI	PCle Slave	QM Slave	HyperLink Slave	EMIF16	Br_5 (to DSP/2 Data SCR)	Br_6 (to DSP/2 Data SCR)	Br_7 (to DSP/2 Data SCR)	Br_8 (to DSP/2 Data SCR)	Br_9 (to DSP/2 Data SCR)	Br_10 (to DSP/2 Data SCR)	Br_12 (to Config SCR)	Br_13 (to Config SCR)
HyperLink Data	Y	Y	Y	Y	Y	Y	Y	Y	Y	N	Y	N	N	N	N	N	N	Y	N
TPCC0_TC0_RD	Y	Y	Y	Y	Y	Y	Y	Y	N	Y	Y	N	N	N	N	N	N	Y	N
TPCC0_TC0_WR	Y	Y	Y	Y	Y	N	Y	Y	N	Y	Y	N	N	N	N	N	N	Y	N
TPCC0_TC1_RD	Y	Y	Y	Y	Y	Y	Y	Y	N	Y	Y	N	N	N	N	N	N	Y	N
TPCC0_TC1_WR	Y	Y	Y	Y	Y	N	Y	Y	N	Y	Y	N	N	N	N	N	N	Y	N
TPCC1_TC0_RD	Y	Y	Y	Y	Y	Y	Y	Y	N	Y	Y	Y	N	N	N	N	N	Y	N
TPCC1_TC0_WR	Y	Y	Y	Y	Y	N	Y	Y	N	Y	Y	Y	N	N	N	N	N	Y	N
TPCC1_TC1_RD	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	N	Y	N	N	N	N	Y	N
TPCC1_TC1_WR	Y	Y	Y	Y	Y	N	Y	Y	Y	Y	Y	N	Y	N	N	N	N	Y	N
TPCC1_TC2_RD	Y	Y	Y	Y	Y	Y	Y	Y	N	Y	Y	N	N	Y	N	N	N	N	Y
TPCC1_TC2_WR	Y	Y	Y	Y	Y	N	Y	Y	N	Y	Y	N	N	Y	N	N	N	N	Y
TPCC1_TC3_RD	Y	Y	Y	Y	Y	Y	Y	Y	N	Y	Y	N	N	N	Y	N	N	Y	N
TPCC1_TC3_WR	Y	Y	Y	Y	Y	N	Y	Y	N	Y	Y	N	N	N	Y	N	N	Y	N
TPCC2_TC0_RD	Y	Y	Y	Y	Y	Y	Y	Y	N	Y	Y	N	N	N	N	Y	N	Y	N
TPCC2_TC0_WR	Y	Y	Y	Y	Y	N	Y	Y	N	Y	Y	N	N	N	N	Y	N	Y	N
TPCC2_TC1_RD	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	N	N	N	N	Y	N	Y	N

Table 4-2 DSP/3 Data SCR Connection Matrix (Part 2 of 2)

Masters	Slaves																			
	CorePac0_SDMA	CorePac1_SDMA	CorePac2_SDMA	CorePac3_SDMA	SRIO_Data_Slave	Boot ROM	SPI	PCIe Slave	QM Slave	HyperLink Slave	EMIF 16	Br_5 (to DSP/2 Data SCR)	Br_6 (to DSP/2 Data SCR)	Br_7 (to DSP/2 Data SCR)	Br_8 (to DSP/2 Data SCR)	Br_9 (to DSP/2 Data SCR)	Br_10 (to DSP/2 Data SCR)	Br_12 (to Config SCR)	Br_13 (to Config SCR)	Br_14 (to Config SCR)
TPCC2_TC1_WR	Y	Y	Y	Y	Y	N	Y	Y	Y	Y	Y	N	N	N	N	N	Y	N	Y	N
TPCC2_TC2_RD	Y	Y	Y	Y	Y	Y	Y	Y	N	Y	Y	Y	N	N	N	N	N	Y	N	N
TPCC2_TC2_WR	Y	Y	Y	Y	Y	N	Y	Y	N	Y	Y	Y	N	N	N	N	N	Y	N	N
TPCC2_TC3_RD	Y	Y	Y	Y	Y	Y	Y	Y	N	Y	Y	N	Y	N	N	N	N	N	N	Y
TPCC2_TC3_WR	Y	Y	Y	Y	Y	N	Y	Y	N	Y	Y	N	Y	N	N	N	N	N	N	Y
SRIO Messaging	Y	Y	Y	Y	N	N	N	N	Y	N	Y	N	N	N	N	Y	N	N	N	N
SRIO Data Master	Y	Y	Y	Y	N	N	Y	N	Y	Y	Y	N	N	N	N	Y	N	Y	N	N
PCIe Master	Y	Y	Y	Y	N	N	Y	N	Y	Y	Y	N	N	Y	N	N	N	Y	N	N
Packet Accelerator Data	Y	Y	Y	Y	N	N	N	N	Y	N	N	N	N	N	N	N	Y	N	N	N
MSMC Data (Br_4)	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	N	N	N	N	N	N	Y	N	N
Queue Manager	Y	Y	Y	Y	N	N	N	N	Y	Y	N	N	N	N	Y	N	N	N	N	N
TSIP 0	Y	Y	Y	Y	N	N	N	N	N	N	N	Y	N	N	N	N	N	N	N	N
TSIP 1	Y	Y	Y	Y	N	N	N	N	N	N	N	Y	N	N	N	N	N	N	N	N
End of Table 4-2																				

4.3 Configuration Switch Fabric

A detailed figure will be added here for a future release. All masters can talk to all slaves on the configuration switch fabric.


4.4 Bus Priorities

The priority level of all master peripheral traffic is defined at the TeraNet boundary. User programmable priority registers will be present to allow software configuration of the data traffic through the TeraNet. Note that a lower number means higher priority - PRI = 000b = urgent, PRI = 111b = low.

All other masters provide their priority directly and do not need a default priority setting. Examples include the CorePacs, whose priorities are set through software in the UMC control registers. All the Packet DMA based peripherals also have internal registers to define the priority level of their initiated transactions.

The Packet DMA secondary port is one master port that does not have priority allocation register inside the IP. The priority level for transaction from this master port is described by PKTDMA_PRI_ALLOC register in [Figure 4-1](#) and [Table 4-3](#).

Figure 4-1 Packed DMA Priority Allocation Register (PKTDMA_PRI_ALLOC)



Legend: R = Read only; R/W = Read/Write; -n = value after reset

Table 4-3 Packed DMA Priority Allocation Register (PKTDMA_PRI_ALLOC) Field Descriptions

Bit	Acronym	Description
31-10	Reserved	Reserved.
2-0	PKDTDMA_PRI	Control the priority level for the transactions from Packet DMA Master port, which access the external linking RAM.

End of Table 4-3

For all other modules, see the respective User Guides in [“Related Documentation from Texas Instruments”](#) on [page 59](#) for programmable priority registers.


5 C66x CorePac

The C66x CorePac consists of several components:

- The C66x DSP and associated C66x CorePac core
- Level-one and level-two memories (L1P, L1D, L2)
- Data Trace Formatter (DTF)
- Embedded Trace Buffer (ETB)
- Interrupt controller
- Power-down controller
- External memory controller
- Extended memory controller
- A dedicated power/sleep controller (LPSC)

The C66x CorePac also provides support for memory protection, bandwidth management (for resources local to the C66x CorePac) and address extension. [Figure 5-1](#) shows a block diagram of the C66x CorePac.

Figure 5-1 C66x CorePac Block Diagram



For more detailed information on the TMS320C66x CorePac on the C6674 device, see the *C66x CorePac User Guide* (literature number [SPRUGW0](#)).

5.1 Memory Architecture

Each C66x CorePac of the TMS320C6674 device contains a 512KB level-2 memory (L2), a 32KB level-1 program memory (L1P), and a 32KB level-1 data memory (L1D). The device also contain a 4096KB multicore shared memory (MSM). All memory on the C6674 has a unique location in the memory map (see Table 2-2 “[Memory Map Summary for TMS320C6674](#)” on page 19).

The L1P and L1D cache can be reconfigured via software through the L1PMODE field of the L1P Configuration Register (L1PCFG) and the L1DMODE field of the L1D Configuration Register (L1DCFG) of the C66x CorePac. L1D is a two-way set-associative cache, while L1P is a direct-mapped cache.

The on-chip bootloader changes the reset configuration for L1P and L1D. For more information, see the *Bootloader for the C66x DSP User Guide* (literature number [SPRUGY5](#)).

For more information on the operation L1 and L2 caches, see the *C66x DSP Cache User Guide* (literature number [SPRUGY8](#)).


5.1.1 L1P Memory

The L1P memory configuration for the C6674 device is as follows:

- Region 0 size is 0K bytes (disabled)
- Region 1 size is 32K bytes with no wait states

[Figure 5-2](#) shows the available SRAM/cache configurations for L1P.

Figure 5-2 TMS320C6674 L1P Memory Configurations




5.1.2 L1D Memory

The L1D memory configuration for the C6674 device is as follows:

- Region 0 size is 0K bytes (disabled)
- Region 1 size is 32K bytes with no wait states

Figure 5-3 shows the available SRAM/cache configurations for L1D.

Figure 5-3 TMS320C6674 L1D Memory Configurations




5.1.3 L2 Memory

The L2 memory configuration for the C6674 device is as follows:

- Total memory size is 4096KB
- Each core contains 512KB of memory
- Local starting address for each core is 0080 0000h

L2 memory can be configured as all SRAM, all 4-way set-associative cache, or a mix of the two. The amount of L2 memory that is configured as cache is controlled through the L2MODE field of the L2 Configuration Register (L2CFG) of the C66x CorePac. Figure 5-4 shows the available SRAM/cache configurations for L2. By default, L2 is configured as all SRAM after device reset.

Figure 5-4 TMS320C6674 L2 Memory Configurations



Global addresses are accessible to all masters in the system. In addition, local memory can be accessed directly by the associated processor through aliased addresses, where the eight MSBs are masked to zero. The aliasing is handled within the C66x CorePac and allows for common code to be run unmodified on multiple cores. For example, address location 0x10800000 is the global base address for C66x CorePac Core 0's L2 memory. C66x CorePac Core 0 can access this location by either using 0x10800000 or 0x00800000. Any other master on the device must use 0x10800000 only. Conversely, 0x00800000 can be used by any of the cores as their own L2 base addresses.

For C66x CorePac Core 0, as mentioned, this is equivalent to 0x10800000, for C66x CorePac Core 1 this is equivalent to 0x11800000, and for C66x CorePac Core 2 this is equivalent to 0x12800000. Local addresses should be used only for shared code or data, allowing a single image to be included in memory. Any code/data targeted to a specific core, or a memory region allocated during run-time by a particular core should always use the global address only.

5.1.4 MSMC SRAM

The MSMC SRAM configuration for the C6674 device is as follows:

- Memory size is 4096KB
- The MSMC SRAM can be configured as shared L2 and/or shared L3 memory
- Allows extension of external addresses from 2GB to up to 8GB
- Has built in memory protection features

The MSM SRAM is always configured as all SRAM. When configured as a shared L2, its contents can be cached in L1P and L1D. When configured in shared L3 mode, its contents can be cached in L2 also. For more details on external memory address extension and memory protection features, see the *Multicore Shared Memory Controller (MSMC) for KeyStone Devices User Guide* (literature number [SPRUGW7](#)).

5.1.5 L3 Memory

The L3 ROM on the device is 128KB. The ROM contains software used to boot the device. There is no requirement to block accesses from this portion to the ROM.

5.2 Memory Protection

Memory protection allows an operating system to define who or what is authorized to access L1D, L1P, and L2 memory. To accomplish this, the L1D, L1P, and L2 memories are divided into pages. There are 16 pages of L1P (2KB each), 16 pages of L1D (2KB each), and 32 pages of L2 (16KB each). The L1D, L1P, and L2 memory controllers in the C66x CorePac are equipped with a set of registers that specify the permissions for each memory page.

Each page may be assigned with fully orthogonal user and supervisor read, write, and execute permissions. In addition, a page may be marked as either (or both) locally accessible or globally accessible. A local access is a direct DSP access to L1D, L1P, and L2, while a global access is initiated by a DMA (either IDMA or the EDMA3) or by other system masters. Note that EDMA or IDMA transfers programmed by the DSP count as global accesses. On a secure device, pages can be restricted to secure access only (default) or opened up for public, non-secure access.

The DSP and each of the system masters on the device are all assigned a privilege ID. It is possible to specify whether memory pages are locally or globally accessible.

The AIDx and LOCAL bits of the memory protection page attribute registers specify the memory page protection scheme, see [Table 5-1](#).

Table 5-1 Available Memory Page Protection Schemes

AIDx Bit	Local Bit	Description
0	0	No access to memory page is permitted.
0	1	Only direct access by DSP is permitted.
1	0	Only accesses by system masters and IDMA are permitted (includes EDMA and IDMA accesses initiated by the DSP).
1	1	All accesses permitted.
End of Table 5-1		

Faults are handled by software in an interrupt (or an exception, programmable within the C66x CorePac interrupt controller) service routine. A DSP or DMA access to a page without the proper permissions will:

- Block the access — reads return zero, writes are ignored
- Capture the initiator in a status register — ID, address, and access type are stored
- Signal event to DSP interrupt controller

The software is responsible for taking corrective action to respond to the event and resetting the error status in the memory controller. For more information on memory protection for L1D, L1P, and L2, see the *C66x CorePac User Guide* (literature number [SPRUGW0](#)).

5.3 Bandwidth Management

When multiple requestors contend for a single C66x CorePac resource, the conflict is resolved by granting access to the highest priority requestor. The following four resources are managed by the Bandwidth Management control hardware:

- Level 1 Program (L1P) SRAM/Cache
- Level 1 Data (L1D) SRAM/Cache
- Level 2 (L2) SRAM/Cache
- Memory-mapped registers configuration bus

The priority level for operations initiated within the C66x CorePac are declared through registers in the C66x CorePac. These operations are:

- DSP-initiated transfers
- User-programmed cache coherency operations
- IDMA-initiated transfers

The priority level for operations initiated outside the C66x CorePac by system peripherals is declared through the Priority Allocation Register (PRI_ALLOC) System peripherals with no fields in PRI_ALLOC have their own registers to program their priorities, see section 4.4 “Bus Priorities” on page 82 for more details.

More information on the bandwidth management features of the C66x CorePac can be found in the *C66x CorePac User Guide* (literature number [SPRUGW0](#).)

5.4 Power-Down Control

The C66x CorePac supports the ability to power-down various parts of the C66x CorePac. The power-down controller (PDC) of the C66x CorePac can be used to power down L1P, the cache control hardware, the DSP, and the entire C66x CorePac. These power-down features can be used to design systems for lower overall system power requirements.



Note—The C6674 does not support power-down modes for the L2 memory at this time.

More information on the power-down features of the C66x CorePac can be found in the *TMS320C66x CorePac Reference Guide* (literature number [SPRUGW0](#)).

5.5 C66x CorePac Resets

[Table 5-2](#) shows the reset types supported on the C6674 device and how they affect the resetting of the CorePac, either both globally or just locally.

Table 5-2 C66x CorePac Reset (Global or Local)

Reset Type	Global C66x CorePac Reset	Local C66x CorePac Reset
Power-On Reset	Y	Y
Warm Reset	Y	Y
System Reset	Y	Y
DSP Reset	N	Y
End of Table 5-2		

For more detailed information on the global and local C66x CorePac resets, see the *C66x CorePac Reference Guide* (literature number [SPRUGW0](#)). And for more detailed information on device resets, see section 7.7 “Reset Controller”.

5.6 C66x CorePac Revision

The version and revision of the C66x CorePac can be read from the CorePac Revision ID Register (MM_REVID) located at address 0181 2000h. The MM_REVID register is shown in [Table 5-3](#) and described in [Table 5-4](#). The C66x CorePac revision is dependant on the silicon revision being used.

Table 5-3 CorePac Revision ID Register (MM_REVID)

Address - 0181 2000h																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Acronym	VERSION															
Reset ⁽¹⁾	R-h															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Acronym	REVISION															
Reset ⁽¹⁾	R-n															

1 R/W = Read/Write; R = Read only; -n = value after reset

Table 5-4 CorePac Revision ID Register (MM_REVID) Field Descriptions

Bit	Acronym	Value	Description
31:16	VERSION	-	Version of the C66x CorePac implemented on the device.
15:0	REVISION	-	Revision of the C66x CorePac version implemented on the device.
End of Table 5-4			

5.7 C66x CorePac Register Descriptions

See the *C66x CorePac Reference Guide* (literature number [SPRUGW0](#)) for register offsets and definitions.

6 Device Operating Conditions

6.1 Absolute Maximum Ratings

Table 6-1 Absolute Maximum Ratings⁽¹⁾
Over Operating Case Temperature Range (Unless Otherwise Noted)

Supply voltage range ⁽²⁾ :	CVDD		-0.3 V to TBD V
	CVDD1		-0.3 V to TBD V
	DVDD15		-0.3 V to TBD V
	DVDD18		-0.3 V to TBD V
	VREFSSTL		0.49 × DVDD15 to 0.51 × DV _{DD15}
	VDDT1, VDDT2, VDDT3		-0.3 V to TBD V
	VDDT4, VDDT5, VDDT6		
	VDDR1, VDDR2, VDDR3		-0.3 V to TBD V
	AVDDA1, AVDDA2, AVDDA3		-0.3 V to TBD V
	VSS Ground		0 V
Input voltage (V _I) range:	LVC MOS (1.8V)		-0.3 V to TBD V
	DDR3		-0.3 V to TBD V
	I ² C		-0.3 V to TBD V
	LVDS		-0.3 V to TBD V
	LJCB		-0.3 V to TBD V
	SERDES		-0.3 V to TBD V
Output voltage (V _O) range:	LVC MOS (1.8V)		-0.3 V to TBD V
	DDR3		-0.3 V to TBD V
	I ² C		-0.3 V to TBD V
	SERDES		-0.3 V to TBD V
Operating case temperature range, T _C :	Commercial		0°C to 85°C
	Extended		-40°C to 100°C
Overshoot/undershoot ⁽³⁾	LVC MOS (1.8V)		20% Overshoot/Undershoot for 20% of Signal Duty Cycle
	DDR3		
	I ² C		
Storage temperature range, T _{stg} :			-65°C to 150°C
End of Table 6-1			

1 Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2 All voltage values are with respect to V_{SS}.

3 Overshoot/Undershoot percentage relative to I/O operating values - for example the maximum overshoot value for 1.8-V LVC MOS signals is DVDD18 + 0.20 × DVDD18 and maximum undershoot value would be VSS - 0.20 × DVDD18

6.2 Recommended Operating Conditions

Table 6-2 Recommended Operating Conditions ^{(1) (2)}

			Min	Nom	Max	Unit
CVDD	Core Supply	DSP at 1 GHz	0.95	1	1.05	V
		DSP at 800 MHz	0.855	0.9	0.945	
CVDD1	SR Core Supply		0.95	1	1.05	V
DVDD18	1.8-V supply I/O voltage		1.71	1.8	1.89	V
DVDD15	1.5-V supply I/O voltage		1.425	1.5	1.575	V
VREFSSTL	DDR3 reference voltage		$0.49 \times DVDD15$	$0.5 \times DVDD15$	$0.51 \times DVDD15$	V
V _{DDR_x} ⁽³⁾	SerDes regulator supply		1.425	1.5	1.575	V
V _{DDA_x}	PLL analog supply		1.71	1.8	1.89	V
V _{DDT_x}	SerDes termination supply		0.95	1	1.05	V
V _{SS}	Ground		0	0	0	V
V _{IH}	High-level input voltage	LVC MOS (1.8 V)	$0.65 \times DVDD18$			V
		I ² C	$0.7 \times DVDD18$			V
		DDR3 EMIF	VREFSSTL + 0.1			V
V _{IL}	Low-level input voltage	LVC MOS (1.8 V)	$0.35 \times DVDD18$			V
		DDR3 EMIF	-0.3			V
		I ² C	$0.3 \times DVDD18$			V
T _C	Operating case temperature	Commercial	0			85 °C
		Extended	-40			100 °C

End of Table 6-2

1 All differential clock inputs comply with the LVDS Electrical Specification, IEEE 1596.3-1996 and all SERDES I/Os comply with the XAUI Electrical Specification, IEEE 802.3ae-2002.

2 All SERDES I/Os comply with the XAUI Electrical Specification, IEEE 802.3ae-2002.

3 Where x = 1, 2, 3, 4... to indicate all supplies of the same kind.

6.3 Electrical Characteristics

Table 6-3 Electrical Characteristics
Over Recommended Ranges of Supply Voltage and Operating Case Temperature (Unless Otherwise Noted)

Parameter		Test Conditions ⁽¹⁾	Min	Typ	Max	Unit
V _{OH} High-level output voltage	LVC MOS (1.8 V)	I _O = I _{OH}	DV _{DD18} - 0.45			V
	DDR3		DV _{DD15} - 0.4			
	I ² C ⁽²⁾					
V _{OL} Low-level output voltage	LVC MOS (1.8 V)	I _O = I _{OL}			0.45	V
	DDR3				0.4	
	I ² C	I _O = 3 mA, pulled up to 1.8 V			0.4	
I _I ⁽³⁾ Input current [DC]	LVC MOS (1.8 V)	No IPD/IPU	-5		5	μA
		Internal pullup	50	100	170	
		Internal pulldown	-170	-100	-50	
	I ² C	0.1 × DV _{DD18} V < V _I < 0.9 × DV _{DD18} V	-10		10	μA
I _{OH} High-level output current [DC]	TBD				TBD	mA
	TBD				TBD	
	TBD				TBD	
	TBD				TBD	
I _{OL} Low-level output current [DC]	TBD				TBD	mA
	TBD				TBD	
	TBD				TBD	
	TBD				TBD	
	TBD				TBD	
I _{OZ} ⁽⁴⁾ Off-state output current [DC]	LVC MOS (1.8 V)		-2		2	μA
End of Table 6-3						

1 For test conditions shown as MIN, MAX, or TYP, use the appropriate value specified in the recommended operating conditions table.

2 I²C uses open collector IOs and does not have a V_{OH} Minimum.

3 I_I applies to input-only pins and bi-directional pins. For input-only pins, I_I indicates the input leakage current. For bi-directional pins, I_I includes input leakage current and off-state (Hi-Z) output leakage current.

4 I_{OZ} applies to output-only pins, indicating off-state (Hi-Z) output leakage current.

7 TMS320C6674 Peripheral Information and Electrical Specifications

This chapter covers the various peripherals on the TMS320C6674 DSP. Peripheral-specific information, timing diagrams, electrical specifications, and register memory maps are described in this chapter.


7.1 Parameter Information

This section describes the conditions used to capture the electrical data seen in this chapter.

The data manual provides timing at the device pin. For output analysis, the transmission line and associated parasitics (vias, multiple nodes, etc.) must also be taken into account. The transmission line delay varies depending on the trace length. An approximate range for output delays can vary from 176 ps to 2 ns depending on the end product design. For recommended transmission line lengths, see the appropriate application notes, user guides, and design guides. A transmission line delay of 2 ns was used for all output measurements, except the DDR3, which was evaluated using a 528-ps delay.

Figure 7-1 represents all device outputs, except differential or I²C.

Figure 7-1 Test Load Circuit for AC Timing Measurements



The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

7.1.1 1.8-V Signal Transition Levels


All input and output timing parameters are referenced to 0.9 V for both 0 and 1 logic levels.

Figure 7-2 Input and Output Voltage Reference Levels for AC Timing Measurements



All rise and fall transition timing parameters are reference to V_{IL} MAX and V_{IH} MIN for input clocks.

Figure 7-3 Rise and Fall Transition Time Voltage Reference Levels



7.1.2 Timing Parameters and Board Routing Analysis

The timing parameter values specified in this data sheet do not include delays by board routings. As a good board design practice, such delays must always be taken into account. Timing values may be adjusted by increasing/decreasing such delays. TI recommends using the available I/O buffer information specification (IBIS) models to analyze the timing characteristics correctly. To properly use IBIS models to attain accurate timing analysis for a given system, see the *Using IBIS Models for Timing Analysis* application report (literature number [TBD](#)). If needed, external logic hardware such as buffers may be used to compensate any timing differences.


For inputs, timing is most impacted by the round-trip propagation delay from the DSP to the external device and from the external device to the DSP. This round-trip delay tends to negatively impact the input setup time margin, but also tends to improve the input hold time margins (see [Table 7-1](#) and [Figure 7-4](#)).

Table 7-1 Board-Level Timing Example
(see [Figure 7-4](#))

No.	Description
1	Clock route delay
2	Minimum DSP hold time
3	Minimum DSP setup time
4	External device hold time requirement
5	External device setup time requirement
6	Control signal route delay
7	External device hold time
8	External device access time
9	DSP hold time requirement
10	DSP setup time requirement
11	Data route delay
End of Table 7-1	

Figure 7-4 shows a general transfer between the DSP and an external device. The figure also shows board route delays and how they are perceived by the DSP and the external device

Figure 7-4 Board-Level Input/Output Timings



(A) Control signals include data for writes.

(B) Data signals are generated during reads from an external device.

7.2 Recommended Clock and Control Signal Transition Behavior

All clocks and control signals **must** transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.

7.3 Power Supplies

The following sections describe the proper power-supply sequencing and timing needed to properly power on the C6674. The various power supply rails and their primary function is listed in [Table 7-2](#) below.

Table 7-2 Power Supply Rails on TMS320C6674

Name	Primary Function	Voltage	Notes
CVDD	SmartReflex core supply voltage	0.9 - 1.1 V	Includes core voltage for DDR3 module
CVDD1	Core supply voltage for memory array	1.0 V	Fixed supply at 1.0 V
VDDT1	HyperLink SerDes termination supply	1.0 V	Filtered version of CVDD1. Special considerations for noise. Filter is not needed if HyperLink is not in use.
VDDT2	SGMII/SRIO/PCIE SerDes termination supply	1.0 V	Filtered version of CVDD1. Special considerations for noise. Filter is not needed if SGMII/SRIO/PCIE is not in use.
DVDD15	1.5-V DDR3 IO supply	1.5 V	
VDDR1	HyperLink SerDes regulator supply	1.5 V	Filtered version of DVDD15. Special considerations for noise. Filter is not needed if HyperLink is not in use.
VDDR2	PCIE SerDes regulator supply	1.5 V	Filtered version of DVDD15. Special considerations for noise. Filter is not needed if PCIE is not in use.
VDDR3	SGMII SerDes regulator supply	1.5 V	Filtered version of DVDD15. Special considerations for noise. Filter is not needed if SGMII is not in use.
VDDR4	SRIO SerDes regulator supply	1.5 V	Filtered version of DVDD15. Special considerations for noise. Filter is not needed if SRIO is not in use.
VDDR6			
DVDD18	1.8-V IO supply	1.8V	
AVDDA1	Main PLL supply	1.8 V	Filtered version of DVDD18. Special considerations for noise.
AVDDA2	DDR3 PLL supply	1.8 V	Filtered version of DVDD18. Special considerations for noise.
AVDDA3	PASS PLL supply	1.8 V	Filtered version of DVDD18. Special considerations for noise.
VREFSSTL	0.75-V DDR3 reference voltage	0.75 V	Should track the 1.5-V supply. Use 1.5 V as source.
VSS	Ground	GND	
End of Table 7-2			

7.3.1 Power-Supply Sequencing

This section defines the requirements for a power up sequencing from a Power-on reset condition. There are two acceptable power sequences for the device. The first sequence stipulates the core voltages starting before the IO voltages as shown below.

1. CVDD
2. CVDD1, VDDT1-3
3. DVDD18, AVDD1, AVDD2 (HHV)
4. DVDD15, VDDR1-6

The second sequence provides compatibility with other TI processors with the IO voltage starting before the core voltages as shown below.

1. DVDD18, AVDD1, AVDD2 (HHV)
2. CVDD

3. CVDD1, VDDT1-3
4. DVDD15, VDDR1-6

The device initialization is broken into two phases. The first phase consists of the time period from the activation of the first power supply until the point in which all supplies are active and at a valid voltage level. Either of the sequencing scenarios described above can be implemented during this phase. The figures below show both the core-before-IO voltage sequence and the IO-before-core voltage sequence. $\overline{\text{POR}}$ must be held low for the entire power stabilization phase.

This is followed by the device initialization phase. Either $\overline{\text{POR}}$ or $\overline{\text{RESETFULL}}$ may be used to trigger the end of the initialization phase, but both must be inactive for the initialization to complete. The differences between $\overline{\text{POR}}$ -controlled initialization and $\overline{\text{RESETFULL}}$ initialization are described below. The following section has a mention of REFCLK in many places. REFCLK here refers to the clock input that has been selected as the source for the Main PLL. See [Figure 7-23](#) for more details.

For more information on Power Supply sequencing see the *Hardware Design Guide for KeyStone Devices* (literature number [SPRABI2](#)).

7.3.1.1 $\overline{\text{POR}}$ -Controlled Device Initialization

The timing diagrams in the figures below show the power sequencing and reset control of the device when $\overline{\text{RESETFULL}}$ is held high and $\overline{\text{POR}}$ is used to control the device initialization. In this mode, $\overline{\text{POR}}$ must be held low until the power has been stable for the required 100 μsec and the device initialization requirements have been met. On the rising edge of $\overline{\text{POR}}$, the HHV signal will go inactive allowing the core to control the state of the output buffers and pulls. The $\overline{\text{POR}}$ must be held for the 100 μsec after the power has stabilized plus the time period between that 100 μsec and when the clock is active in addition to the 16 μsec following the active clock. If the clock becomes active before the 100 μsec stabilization period has expired, only the additional 16 μsec of $\overline{\text{POR}}$ is required to complete initialization.



Note—REFCLK must always be active **before** $\overline{\text{POR}}$ can be removed.

7.3.1.1.1 Core-Before-IO Power Sequencing

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

The timing diagram for core-before-IO power sequencing is shown in Figure 7-5 and defined in Table 7-3.

Figure 7-5 $\overline{\text{POR}}$ -Controlled Power Sequencing — Core Before IO




Table 7-3 $\overline{\text{POR}}$ -Controlled Power Sequencing — Core Before IO (Part 1 of 2)

Time	System State
t1	Begin Power Stabilization Phase - CVDD (core AVS) ramps up. $\overline{\text{POR}}$ must be held low through the power stabilization phase. Because $\overline{\text{POR}}$ is low, all the core logic that has async reset (created from $\overline{\text{POR}}$) is put into the reset state.
t2a	- CVDD1 (core constant) ramps at the same time or shortly following CVDD. Although ramping CVDD1 and CVDD simultaneously is permitted, the voltage for CVDD1 must never exceed CVDD until after CVDD has reached a valid voltage. - The purpose of ramping up the core supplies close to each other is to reduce crowbar current. CVDD1 (core constant) should trail CVDD (core AVS) as this will ensure that the WLs in the memories are turned off and there is no current through the memory bit cells. If, however, CVDD1 (core constant) ramps up before CVDD (core AVS), then the worst-case current could be on the order of twice the specified draw of CVDD1.
t2b	Once CVDD is valid, the clock drivers should be enabled. Although the clock inputs are not necessary at this time, they should either be driven with a valid clock or be held in a static state with one leg high and one leg low.
t2c	The DDRCLK and REFCLK may begin to toggle anytime between when CVDD is at a valid level and the setup time before $\overline{\text{POR}}$ goes high specified by t7.
t3	- DVDD18 (1.8 V) supply is ramped up followed coincidentally by HHV (1.8 V). - Filtered versions of 1.8 V can ramp simultaneously with DVDD18. - RESETSTAT is driven low once the DVDD18 supply is available. - All LVCMOS input and bidirectional pins must not be driven or pulled high until DVDD18 is present. Driving an input or bidirectional pin before DVDD18 is valid could cause damage to the device.
t4a	DVDD15 (1.5 V) supply is ramped up following DVDD18. Although ramping DVDD18 and DVDD15 simultaneously is permitted, the voltage for DVDD15 must never exceed DVDD18.

Table 7-3 **POR-Controlled Power Sequencing — Core Before IO (Part 2 of 2)**

Time	System State
t4b	• $\overline{\text{RESETFULL}}$ and $\overline{\text{RESET}}$ may be driven high anytime after DVDD18 is at a valid level. In a $\overline{\text{POR}}$ controlled boot both $\overline{\text{RESETFULL}}$ and $\overline{\text{RESET}}$ must be high before $\overline{\text{POR}}$ is driven high.
t5	• $\overline{\text{POR}}$ must continue to remain low for at least 100 μs after power has stabilized. End Power Stabilization Phase
t6	• Device initialization requires 500 REFCLK periods after the Power Stabilization Phase. The maximum clock period is 33.33 nsec, so a delay of an additional 16 μs is required before a rising edge of $\overline{\text{POR}}$. The clock must be active during the entire 16 μs .
t7	• The rising edge of $\overline{\text{POR}}$ will remove the reset to the efuse farm, allowing the scan to begin. • Once device initialization and the efuse farm scan are complete, the $\overline{\text{RESETSTAT}}$ signal is driven high. This delay will be 10000 to 50000 clock cycles. End Device Initialization Phase
End of Table 7-3	

7.3.1.1.2 IO-Before-Core Power Sequencing

The timing diagram for IO-before-core power sequencing is shown in Figure 7-6 and defined in Table 7-4.

Figure 7-6 **$\overline{\text{POR}}$ -Controlled Power Sequencing — IO Before Core**




Table 7-4 **$\overline{\text{POR}}$ -Controlled Power Sequencing — IO Before Core**

Time	System State
t1	Begin Power Stabilization Phase - DVDD18 (1.8 V) supply is ramped up followed coincidentally by HHV (1.8 V). - Since $\overline{\text{POR}}$ is low all the core logic having async reset (created from POR) are put into reset state once the core supply ramps. $\overline{\text{POR}}$ must remain low through Power Stabilization Phase. - Filtered versions of 1.8V can ramp simultaneously with DVDD18. - RESETSTAT is driven low once the DVDD18 supply is available. - All input and bidirectional pins must not be driven or pulled high until DVDD18 is present. Driving an input or bidirectional pin before DVDD18 could cause damage to the device.
t2a	$\overline{\text{RESETFULL}}$ and $\overline{\text{RESET}}$ may be driven high anytime after DVDD18 is at a valid level. In a $\overline{\text{POR}}$-controlled boot both $\overline{\text{RESETFULL}}$ and $\overline{\text{RESET}}$ must be high before $\overline{\text{POR}}$ is driven high.
t2b	CVDD (core AVS) ramps up.
t3a	- CVDD1 (core constant) ramps at the same time or following CVDD. Although ramping CVDD1 and CVDD simultaneously is permitted the voltage for CVDD1 must never exceed CVDD until after CVDD has reached a valid voltage. - The purpose of ramping up the core supplies close to each other is to reduce crowbar current. CVDD1 (core constant) should trail CVDD (core AVS) as this will ensure that the WLs in the memories are turned off and there is no current through the memory bit cells. If, however, CVDD1 (core constant) ramps up before CVDD (core AVS) then the worst case current could be on the order of twice the specified draw of CVDD1.
t3b	Once CVDD is valid the clock drivers should be enabled. Although the clock inputs are not necessary at this time they should either be driven with a valid clock or held in a static state with one leg high and one leg low.
t3c	The DDRCLK and REFCLK may begin to toggle anytime between when CVDD is at a valid level and the setup time before $\overline{\text{POR}}$ goes high specified by t7.
t4	DVDD15 (1.5 V) supply is ramped up following CVDD1.
t5	POR must continue to remain low for at least 100 μs after power has stabilized. End Power Stabilization Phase
t6	Begin Device Initialization - Device initialization requires 500 REFCLK periods after the Power Stabilization Phase. The maximum clock period is 33.33 nsec so a delay of an additional 16 μs is required before a rising edge of $\overline{\text{POR}}$. The clock must be active during the entire 16 μs. $\overline{\text{POR}}$ must remain low.
t7	- The rising edge of the $\overline{\text{POR}}$ will remove the reset to the efuse farm allowing the scan to begin. - Once device initialization and the efuse farm scan are complete, the $\overline{\text{RESETSTAT}}$ signal is driven high. This delay will be 10000 to 50000 clock cycles. End Device Initialization Phase
End of Table 7-4	

7.3.1.2 $\overline{\text{RESETFULL}}$ -Controlled Device Initialization

The timing diagrams in the figures below show the power sequencing and reset control of the device when $\overline{\text{RESETFULL}}$ is used to extend device initialization. In this mode, $\overline{\text{POR}}$ may be removed after the power has been stable for the required 100 μs , but $\overline{\text{RESETFULL}}$ may be held low until the device initialization requirements have been met. On the rising edge of $\overline{\text{POR}}$, the HHV signal will go inactive.



Note—REFCLK must always be active before $\overline{\text{POR}}$ can be removed.

7.3.1.2.1 Core-Before-IO Power Sequencing

The timing diagram for core-before-IO power sequencing is shown in Figure 7-7 and defined in Table 7-5.

Figure 7-7 **RESETFULL-Controlled Device Initialization — Core Before IO**




Table 7-5 **RESETFULL-Controlled Device Initialization — Core Before IO (Part 1 of 2)**

Time	System State
t1	- Begin Power Stabilization Phase - CVDD (core AVS) ramps up. $\overline{\text{POR}}$ must be held low through the power stabilization phase. Because $\overline{\text{POR}}$ is low, all the core logic that has async reset (created from $\overline{\text{POR}}$) is put into the reset state.
t2a	- CVDD1 (core constant) ramps at the same time or shortly following CVDD. Although ramping CVDD1 and CVDD simultaneously is permitted, the voltage for CVDD1 must never exceed CVDD until after CVDD has reached a valid voltage. - The purpose of ramping up the core supplies close to each other is to reduce crowbar current. CVDD1 (core constant) should trail CVDD (core AVS) as this will ensure that the WLs in the memories are turned off and there is no current through the memory bit cells. If, however, CVDD1 (core constant) ramps up before CVDD (core AVS), then the worst-case current could be on the order of twice the specified draw of CVDD1.
t2b	Once CVDD is valid the clock drivers should be enabled. Although the clock inputs are not necessary at this time, they should either be driven with a valid clock or held in a static state with one leg high and one leg low.
t2c	The DDRCLK and REFCLK may begin to toggle anytime between when CVDD is at a valid level and the setup time before $\overline{\text{POR}}$ goes high specified by t7.
t3	- DVDD18 (1.8 V) supply is ramped up followed coincidentally by HHV (1.8 V). - Filtered versions of 1.8 V can ramp simultaneously with DVDD18. - RESETSTAT is driven low once the DVDD18 supply is available. - All LVCMOS input and bidirectional pins must not be driven or pulled high until DVDD18 is present. Driving an input or bidirectional pin before DVDD18 is valid could cause damage to the device
t4a	DVDD15 (1.5 V) supply is ramped up following DVDD18. Although ramping DVDD18 and DVDD15 simultaneously is permitted, the voltage for DVDD15 must never exceed DVDD18.
t4b	RESET may be driven high anytime after DVDD18 is at a valid level. In a RESETFULL-controlled boot, both $\overline{\text{POR}}$ and RESET must be high before RESETFULL is driven high.
t5	$\overline{\text{POR}}$ must continue to remain low for at least 100 μs after power has stabilized. End Power Stabilization Phase

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-5 RESETFULL-Controlled Device Initialization — Core Before IO (Part 2 of 2)

Time	System State
t6	Begin Device Initialization Phase Device initialization requires 500 REFCLK periods after the Power Stabilization Phase. The maximum clock period is 33.33 nsec, so a delay of an additional 16 μs is required before a rising edge of $\overline{\text{POR}}$. The clock must be active during the entire 16 μs. In RESETFULL-controlled boot, the RESETFULL signal will continue to be low after $\overline{\text{POR}}$ transitions high.
t7	• RESETFULL is held low for some period after $\overline{\text{POR}}$ has transitioned high.
t8	- The rising edge of the RESETFULL will remove the reset to the efuse farm, allowing the scan to begin. - Once device initialization and the efuse farm scan are complete, the RESETSTAT signal is driven high. This delay will be 10000 to 50000 clock cycles. End Device Initialization Phase
End of Table 7-5	

7.3.1.2.2 IO-Before-Core Power Sequencing

The timing diagram for core-before-IO power sequencing is shown in Figure 7-8 and defined in Table 7-6.

Figure 7-8 RESETFULL-Controlled Device Initialization — IO Before Core




Table 7-6 RESETFULL-Controlled Device Initialization — IO Before Core

Time	System State
t1	Begin Power Stabilization Phase - DVDD18 (1.8 V) supply is ramped up followed coincidentally by HHV (1.8 V). - Because $\overline{\text{POR}}$ is low, all the core logic that has async reset (created from $\overline{\text{POR}}$) is put into the reset state once the core supply ramps. $\overline{\text{POR}}$ must remain low through the Power Stabilization Phase. - Filtered versions of 1.8V can ramp simultaneously with DVDD18. - RESETSTAT is driven low once the DVDD18 supply is available. - All input and bidirectional pins must not be driven or pulled high until DVDD18 is present. Driving an input or bidirectional pin before DVDD18 could cause damage to the device.
t2a	$\overline{\text{RESET}}$ may be driven high anytime after DVDD18 is at a valid level. In a $\overline{\text{RESETFULL}}$-controlled boot both $\overline{\text{POR}}$ and $\overline{\text{RESET}}$ must be high before $\overline{\text{RESETFULL}}$ is driven high.
t2b	CVDD (core AVS) ramps up.
t3a	CVDD1 (core constant) ramps at the same time or following CVDD. Although ramping CVDD1 and CVDD simultaneously is permitted the voltage for CVDD1 must never exceed CVDD until after CVDD has reached a valid voltage. The purpose of ramping up the core supplies close to each other is to reduce crowbar current. CVDD1 (core constant) should trail CVDD (core AVS) as this will ensure that the WLs in the memories are turned off and there is no current through the memory bit cells. If, however, CVDD1 (core constant) ramps up before CVDD (core AVS) then the worst case current could be on the order of twice the specified draw of CVDD1.
t3b	Once CVDD is valid, the clock drivers should be enabled. Although the clock inputs are not necessary at this time, they should either be driven with a valid clock or held in a static state with one leg high and one leg low.
t3c	The DDRCLK and REFCLK may begin to toggle anytime between when CVDD is at a valid level and the setup time before $\overline{\text{POR}}$ goes high specified by t7.
t4	DVDD15 (1.5 V) supply is ramped up following CVDD1.
t5	$\overline{\text{POR}}$ must continue to remain low for at least 100 μs after power has stabilized. End Power Stabilization Phase
t6	Begin Device Initialization - Device initialization requires 500 REFCLK periods after the Power Stabilization Phase. The maximum clock period is 33.33 nsec so a delay of an additional 16 μs is required before a rising edge of $\overline{\text{POR}}$. The clock must be active during the entire 16 μs. $\overline{\text{POR}}$ must remain low.
t7	$\overline{\text{RESETFULL}}$ is held low for some period after $\overline{\text{POR}}$ has transitioned high. - The rising edge of the $\overline{\text{RESETFULL}}$ will remove the reset to the efuse farm allowing the scan to begin.
t8	- The rising edge of the $\overline{\text{RESETFULL}}$ will remove the reset to the efuse farm allowing the scan to begin. - Once device initialization and the efuse farm scan are complete the RESETSTAT signal is driven high. This delay will be 10000 to 50000 clock cycles. End Device Initialization Phase
End of Table 7-6	

7.3.1.3 Prolonged Resets

Holding the device in $\overline{\text{POR}}$, $\overline{\text{RESETFULL}}$, or $\overline{\text{RESET}}$ for long periods of time will affect the long term reliability of the part. The device should not be held in a reset for times exceeding one hour and should not be held in reset for more the 5% of the time during which power is applied. Exceeding these limits will cause a gradual reduction in the reliability of the part. This can be avoided by allowing the DSP to boot and then configuring it to enter a hibernation state soon after power is applied. This will satisfy the reset requirement while limiting the power consumption of the device.

7.3.2 Power-Down Sequence

The power down sequence is the exact reverse of the power-up sequence described above. The goal is to prevent a large amount of static current and to prevent overstress of the device. A power-good circuit that monitors all the supplies for the device should be used in all designs. If a catastrophic power supply failure occurs on any voltage rail, $\overline{\text{POR}}$ should transition to low to prevent over-current conditions that could possibly impact device reliability.

A system power monitoring solution is needed to shut down power to the board if a power supply fails. Long-term exposure to an environment in which one of the power supply voltages is no longer present will affect the reliability of the device. Holding the device in reset is not an acceptable solution because prolonged periods of time with an active reset can also affect long term reliability.

Some of the clock inputs are required to be present for the device to initialize correctly, but behavior of many of the clocks is contingent on the state of the boot configuration pins. [Table 7-7](#) describes the clock sequencing and the conditions that affect the clock operation. Note that all clock drivers should be in a high-impedance state until CVDD is at a valid level and that all clock inputs either be active or in a static state with one leg pulled low and the other connected to CVDD.

Table 7-7 Clock Sequencing

Clock	Condition	Sequencing
DDRCLK	None	Must be present 16 μ sec before $\overline{\text{POR}}$ transitions high.
SYSCLK	CORECLKSEL = 0	SYSCLK used to clock the core PLL. It must be present 16 μ sec before $\overline{\text{POR}}$ transitions high.
	CORECLKSEL = 1	SYSCLK used only for AIF. Clock must be present before the reset to the AIF is removed.
ALTCORECLK	CORECLKSEL = 0	ALTCORECLK is not used and should be tied to a static state.
	CORECLKSEL = 1	ALTCORECLK is used to clock the core PLL. It must be present 16 μ sec before $\overline{\text{POR}}$ transitions high.
PASSCLK	PASSCLKSEL = 0	PASSCLK is not used and should be tied to a static state.
	PASSCLKSEL = 1	PASSCLK is used as a source for the PA_SS PLL. It must be present before the PA_SS PLL is removed from reset and programmed.
SRIOSGMIICLK	An SGMII port will be used.	SRIOSGMIICLK must be present 16 μ sec before $\overline{\text{POR}}$ transitions high.
	SGMII will not be used. SRIO will be used as a boot device.	SRIOSGMIICLK must be present 16 μ sec before $\overline{\text{POR}}$ transitions high.
	SGMII will not be used. SRIO will be used after boot.	SRIOSGMIICLK is used as a source to the SRIO SERDES PLL. It must be present before the SRIO is removed from reset and programmed.
	SGMII will not be used. SRIO will not be used.	SRIOSGMIICLK is not used and should be tied to a static state.
PCIECLK	PCIE will be used as a boot device.	PCIECLK must be present 16 μ sec before $\overline{\text{POR}}$ transitions high.
	PCIE will be used after boot.	PCIECLK is used as a source to the PCIE SERDES PLL. It must be present before the PCIE is removed from reset and programmed.
	PCIE will not be used.	PCIECLK is not used and should be tied to a static state.
MCMCLK	HyperLink will be used as a boot device.	MCMCLK must be present 16 μ sec before $\overline{\text{POR}}$ transitions high.
	HyperLink will be used after boot.	MCMCLK is used as a source to the MCM SERDES PLL. It must be present before the HyperLink is removed from reset and programmed.
	HyperLink will not be used.	MCMCLK is not used and should be tied to a static state.
End of Table 7-7		

7.3.3 Power Supply Decoupling and Bulk Capacitors

In order to properly decouple the supply planes on the PCB from system noise, decoupling and bulk capacitors are required. Bulk capacitors are used to minimize the effects of low frequency current transients and decoupling or bypass capacitors are used to minimize higher frequency noise. For recommendations on selection of Power Supply Decoupling and Bulk capacitors see the *Hardware Design Guide for KeyStone Devices* (literature number [SPRAB12](#)).

7.3.4 SmartReflex

Increasing the device complexity increases its power consumption and with the smaller transistor structures responsible for higher achievable clock rates and increased performance, comes an inevitable penalty, increasing the leakage currents. Leakage currents are present in any active circuit, independently of clock rates and usage scenarios. This static power consumption is mainly determined by transistor type and process technology. Higher clock rates also increase dynamic power, the power used when transistors switch. The dynamic power depends mainly on a specific usage scenario, clock rates, and I/O activity.

Texas Instruments' SmartReflex technology is used to decrease both static and dynamic power consumption while maintaining the device performance. SmartReflex in the TMS320C6674 device is a feature that allows the core voltage to be optimized based on the process corner of the device. This requires a voltage regulator for each TMS320C6674 device.

To guarantee maximizing performance and minimizing power consumption of the device, SmartReflex is required to be implemented whenever the TMS320C6674 device is used. The voltage selection is done using 4 VCNTL pins which are used to select the output voltage of the core voltage regulator.

For information on implementation of SmartReflex see the *Power Management for KeyStone Devices* application report and the *Hardware Design Guide for KeyStone Devices* (literature number [SPRABI2](#)).

Table 7-8 SmartReflex 4-Pin VID Interface Switching Characteristics
(see [Figure 7-9](#))

No.	Parameter	Min	Max	Unit
1	tosu(Bn-SELECTL) Setup Time - VCNTL[2:0] (B[2:0])) valid before VCNTL[3] (Select) low	35.00		μs
2	toh(SELECTL-Bn) Hold Time - VCNTL[2:0] (B[2:0])) valid after VCNTL[3] (Select) low	35.00		μs
3	tosu(Bn-SELECTH) Setup Time - VCNTL[2:0] (B[2:0])) valid before VCNTL[3] (Select) high	35.00		μs
4	toh(SELECTH-Bn) Hold Time - VCNTL[2:0] (B[2:0])) valid after VCNTL[3] (Select) high	35.00		μs
End of Table 7-8				

Figure 7-9 SmartReflex 4-Pin VID Interface Timing




Table 7-9 SmartReflex I²C Interface Timing Requirements⁽¹⁾ (Part 1 of 2)
(see [Figure 7-10](#))


No.		Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
1	tc(VCL) Cycle time, VCL	10		2.5		μs
2	tsu(VCLH-VDL) Setup Time, VCL high before VD low (for a repeated START condition)	4.7		0.6		μs
3	th(VDL-VCLL) Hold time, VCL low after VD low (for a START and a repeated START condition)	4		0.6		μs
4	tw(VCLL) Pulse duration, VCL low	4.7		1.3		μs
5	tw(VCLH) Pulse duration, VCL high	4		0.6		μs

Table 7-9 SmartReflex I²C Interface Timing Requirements ⁽¹⁾ (Part 2 of 2)
 (see Figure 7-10)

No.		Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
6	tsu(VDV-VCLH) Setup time, VD valid before VCL high	250		100 ⁽²⁾		ns
7	th(VCLL-VD) Hold time, VD valid after VCL low (for IIC bus devices)	0 ⁽³⁾	3.45	0 ⁽³⁾	0.9 ⁽⁴⁾	μs
8	tw(VDH) Pulse duration, VD high between STOP and START conditions	4.7		1.3		μs
9	t _r (SDA) Rise time, SDA		1000	20 + 0.1C _b ⁽⁵⁾	300	μs
10	t _r (SCL) Rise time, SCL		1000	20 + 0.1C _b ⁽⁵⁾	300	ns
11	t _f (SDA) Fall time, SDA		300	20 + 0.1C _b ⁽⁵⁾	300	ns
12	t _f (SCL) Fall time, SCL		300	20 + 0.1C _b ⁽⁵⁾	300	ns
13	tsu(VCLH-VDH) Setup time, high before VD high (for STOP condition)	4		0.6		μs
14	tw(SP) Pulse duration, spike (must be suppressed)	0	50	0	50	ns
	C _b ⁽⁵⁾ Capacitive load for each bus line		400		400	pF

End of Table 7-9

- 1 The I²C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.
- 2 A Fast-mode I²C-bus™ device can be used in a Standard-mode I²C-bus™ system, but the requirement tsu(SDA-SCLH) ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_r max + t_{su}(SDA-SCLH) = 1000 + 250 = 1250 ns (according to the Standard-mode I²C-Bus Specification) before the SCL line is released.
- 3 A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 4 The maximum t_f(SDA-SCLL) has only to be met if the device does not stretch the low period [t_w(SCLL)] of the SCL signal.
- 5 C_b = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.

Figure 7-10 SmartReflex I²C Interface Receive Timings

Table 7-10 SmartReflex I²C Interface Switching Characteristics ⁽¹⁾ (Part 1 of 2)
 (see Figure 7-11)

No.	Parameter	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
16	tc(VCL) Cycle time, VCL	10		2.5		ms
17	tsu(VCLH-VDL) Setup Time, VCL high before VD low (for a repeated START condition)	4.7		0.6		ms
18	toh(VDL-VCLL) Hold time, VCL low after VD low (for a START and a repeated START condition)	4		0.6		ms
19	tw(VCLL) Pulse duration, VCL low	4.7		1.3		ms
20	tw(VCLH) Pulse duration, VCL high	4		0.6		ms
21	tsu(VDV-VCLH) Setup time, VD valid before VCL high	250		100		ns
22	toh(VCLL-VD) Hold time, VD valid after VCL low (for IIC bus devices)	0		0	0.9	ms


Table 7-10 SmartReflex I²C Interface Switching Characteristics⁽¹⁾ (Part 2 of 2)
(see Figure 7-11)

No.	Parameter	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
23	tw(VDH) Pulse duration, VD high between STOP and START conditions	4.7		1.3		ms
24	t _r (SDA) Rise time, SDA		1000	20 + 0.1C _b ⁽¹⁾	300	ns
25	t _r (SCL) Rise time, SCL		1000	20 + 0.1C _b ⁽¹⁾	300	ns
26	t _f (SDA) Fall time, SDA		300	20 + 0.1C _b ⁽¹⁾	300	ns
27	t _f (SCL) Fall time, SCL		300	20 + 0.1C _b ⁽¹⁾	300	ns
28	tsu(VCLH-VDH) Setup time, high before VD high (for STOP condition)	4		0.6		ms
	C _p Capacitance for each I ² C pin		10		10	pF

End of Table 7-10

¹ C_b = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.

Figure 7-11 SmartReflex I²C Interface Transmit Timings



7.4 Enhanced Direct Memory Access (EDMA3) Controller

The primary purpose of the EDMA3 is to service user-programmed data transfers between two memory-mapped slave endpoints on the device. The EDMA3 services software-driven paging transfers (e.g., data movement between external memory and internal memory), performs sorting or subframe extraction of various data structures, services event driven peripherals, and offloads data transfers from the device CPU.

There are 3 EDMA Channel Controllers on the C6674 DSP, TPCC0, TPCC1, and TPCC2. TPCC0 is optimized to be used for transfers to/from/within the MSMC and DDR-3 Subsystems. The others are to be used for the remaining traffic.

Each EDMA3 Channel Controller includes the following features:

- Fully orthogonal transfer description
 - 3 transfer dimensions:
 - › Array (multiple bytes)
 - › Frame (multiple arrays)
 - › Block (multiple frames)
 - Single event can trigger transfer of array, frame, or entire block
 - Independent indexes on source and destination
- Flexible transfer definition:
 - Increment or FIFO transfer addressing modes
 - Linking mechanism allows for ping-pong buffering, circular buffering, and repetitive/continuous transfers, all with no CPU intervention
 - Chaining allows multiple transfers to execute with one event
- 128 PaRAM entries for TPCC0, 512 each for TPCC1 and TPCC2
 - Used to define transfer context for channels
 - Each PaRAM entry can be used as a DMA entry, QDMA entry, or link entry
- 16 DMA channels for TPCC0, 64 each for TPCC1 and TPCC2
 - Manually triggered (CPU writes to channel controller register), external event triggered, and chain triggered (completion of one transfer triggers another)
- 8 Quick DMA (QDMA) channels per EDMA 3 Channel Controller
 - Used for software-driven transfers
 - Triggered upon writing to a single PaRAM set entry
- 2 transfer controllers and 2 event queues with programmable system-level priority for TPCC0, 4 transfer controllers and 4 event queues with programmable system-level priority per channel controller for TPCC1 and TPCC2
- Interrupt generation for transfer completion and error conditions
- Debug visibility
 - Queue watermarking/threshold allows detection of maximum usage of event queues
 - Error and status recording to facilitate debug

In the context of this document, TPTCs associated with TPCC0 are referred to as TPCC0 TPTC0 and1. TPTCs associated with TPCC1 and 2 are each referred to as TPCCx TPTC0 - 3, where x is 1 or 2. Each of the transfer controllers has a direct connection to the switched central resource (SCR). [“DSP/2 Data SCR Connection Matrix” on page 80](#) and [“DSP/3 Data SCR Connection Matrix” on page 82](#) lists the peripherals that can be accessed by the transfer controllers.

7.4.1 EDMA3 Device-Specific Information

The EDMA supports two addressing modes: constant addressing and increment addressing mode. Constant addressing mode is applicable to a very limited set of use cases; for most applications increment mode can be used. On the C6674 DSP, the EDMA can use constant addressing mode only with the Enhanced Viterbi-Decoder Coprocessor (VCP) and the Enhanced Turbo Decoder Coprocessor (TCP). Constant addressing mode is not supported by any other peripheral or internal memory in the DSP. Note that increment mode is supported by all peripherals, including VCP and TCP. For more information on these two addressing modes, see the *Enhanced Direct Memory Access 3 (EDMA3) for KeyStone Devices User Guide* (literature number [SPRUGS5](#)).

For the range of memory addresses that include EDMA3 Channel Controller (TPCC) Control Registers and EDMA3 Transfer Controller (TPTC) Control Register see Section Table 2-2 “[Memory Map Summary for TMS320C6674](#)” on page 19. For memory offsets and other details on TPCC and TPTC Control Registers entries, see the *Enhanced Direct Memory Access 3 (EDMA3) for KeyStone Devices User Guide* (literature number [SPRUGS5](#)) for offset addresses on Parameter RAM (PaRAM) registers.

Table 7-11 EDMA3 Parameter RAM Contents

PaRAM Set Number	Offset Address	Parameters ⁽¹⁾
0	4000h to 401Fh	PaRAM set 0
1	4020h to 403Fh	PaRAM set 1
2	4040h to 405Fh	PaRAM set 2
3	4060h to 407Fh	PaRAM set 3
4	4080h to 409Fh	PaRAM set 4
5	40A0h to 40BFh	PaRAM set 5
6	40C0h to 40DFh	PaRAM set 6
7	40E0h to 40FFh	PaRAM set 7
8	4100h to 411Fh	PaRAM set 8
9	4120h to 413Fh	PaRAM set 9
...	...	...
63	47E0h to 47FFh	PaRAM set 63
64	4800h to 481Fh	PaRAM set 64
65	4820h to 483Fh	PaRAM set 65
...	...	...
254	5FC0h to 5FDFh	PaRAM set 254
255	5FE0h to 5FFFh	PaRAM set 255
...	...	...
510	7FC0h to 7FDFh	PaRAM set 254
511	7FE0h to 7FFFh	PaRAM set 255

¹ A PaRAM set can be configured for use with either DMA channel, QDMA channel, or as a reload link set.

7.4.2 EDMA3 Channel Synchronization Events

The EDMA3 supports up to 16 DMA channels for TPCC0, 64 each for TPCC1 and TPCC2 that can be used to service system peripherals and to move data between system memories. DMA channels can be triggered by synchronization events generated by system peripherals. The following tables lists the source of the synchronization event associated with each of the EDMA TPCC DMA channels. On the C6674, the association of each synchronization event and DMA channel is fixed and cannot be reprogrammed.

For more detailed information on the EDMA3 module and how EDMA3 events are enabled, captured, processed, prioritized, linked, chained, and cleared, etc., see the *Enhanced Direct Memory Access 3 (EDMA3) for KeyStone Devices User Guide* (literature number [SPRUG55](#)).

Table 7-12 TPCC0 Events for C6674

Event Number	Event	Event Description
0	TINT8L	Timer 8 interrupt low
1	TINT8H	Timer 8 interrupt high
2	TINT9L	Timer 9 interrupt low
3	TINT9H	Timer 9 interrupt high
4	TINT10L	Timer 10 interrupt low
5	TINT10H	Timer 10 interrupt high
6	TINT11L	Timer 11 interrupt low
7	TINT11H	Timer 11 interrupt high
8	INTC3_OUT0	Interrupt Controller Output
9	INTC3_OUT1	Interrupt Controller Output
10	INTC3_OUT2	Interrupt Controller Output
11	INTC3_OUT3	Interrupt Controller Output
12	INTC3_OUT4	Interrupt Controller Output
13	INTC3_OUT5	Interrupt Controller Output
14	INTC3_OUT6	Interrupt Controller Output
15	INTC3_OUT7	Interrupt Controller Output
End of Table 7-12		

Table 7-13 TPCC1 Events for C6674 (Part 1 of 2)

Event Number	Event	Event Description
0	SPIINT0	SPI interrupt
1	SPIINT1	SPI interrupt
2	SPIEVT	Transmit event
3	SPIREVT	Receive event
4	I2CREVT	I2C Receive event
5	I2CXEVT	I2C Transmit event
6	GPINT0	GPIO Interrupt
7	GPINT1	GPIO Interrupt
8	GPINT2	GPIO Interrupt
9	GPINT3	GPIO Interrupt
10	GPINT4	GPIO Interrupt
11	GPINT5	GPIO Interrupt
12	GPINT6	GPIO Interrupt
13	GPINT7	GPIO Interrupt
14	SEMINT0	Semaphore interrupt
15	SEMINT1	Semaphore interrupt
16	SEMINT2	Semaphore interrupt
17	SEMINT3	Semaphore interrupt
18	SEMINT4	Semaphore interrupt
19	SEMINT5	Semaphore interrupt
20	SEMINT6	Semaphore interrupt

Table 7-13 TPCC1 Events for C6674 (Part 2 of 2)

Event Number	Event	Event Description
21	SEMINT7	Semaphore interrupt
22	TINT8L	Timer interrupt low
23	TINT8H	Timer interrupt high
24	TINT9L	Timer interrupt low
25	TINT9H	Timer interrupt high
26	TINT10L	Timer interrupt low
27	TINT10H	Timer interrupt high
28	TINT11L	Timer interrupt low
29	TINT11H	Timer interrupt high
30	TINT12L	Timer interrupt low
31	TINT12H	Timer interrupt high
32	TINT13L	Timer interrupt low
33	TINT13H	Timer interrupt high
34	TINT14L	Timer interrupt low
35	TINT14H	Timer interrupt high
36	TINT15L	Timer interrupt low
37	TINT15H	Timer interrupt high
38	INTC2_OUT44	Interrupt Controller Output
39	INTC2_OUT45	Interrupt Controller Output
40	INTC2_OUT46	Interrupt Controller Output
41	INTC2_OUT47	Interrupt Controller Output
42	INTC2_OUT0	Interrupt Controller Output
43	INTC2_OUT1	Interrupt Controller Output
44	INTC2_OUT2	Interrupt Controller Output
45	INTC2_OUT3	Interrupt Controller Output
46	INTC2_OUT4	Interrupt Controller Output
47	INTC2_OUT5	Interrupt Controller Output
48	INTC2_OUT6	Interrupt Controller Output
49	INTC2_OUT7	Interrupt Controller Output
50	INTC2_OUT8	Interrupt Controller Output
51	INTC2_OUT9	Interrupt Controller Output
52	INTC2_OUT10	Interrupt Controller Output
53	INTC2_OUT11	Interrupt Controller Output
54	INTC2_OUT12	Interrupt Controller Output
55	INTC2_OUT13	Interrupt Controller Output
56	INTC2_OUT14	Interrupt Controller Output
57	INTC2_OUT15	Interrupt Controller Output
58	INTC2_OUT16	Interrupt Controller Output
59	INTC2_OUT17	Interrupt Controller Output
60	INTC2_OUT18	Interrupt Controller Output
61	INTC2_OUT19	Interrupt Controller Output
62	INTC2_OUT20	Interrupt Controller Output
63	INTC2_OUT21	Interrupt Controller Output
End of Table 7-13		

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-14 TPCC3 Events for C6674 (Part 1 of 2)

Event Number	Event	Event Description
0	SPIINT0	SPI interrupt
1	SPIINT1	SPI interrupt
2	SPIXEVT	Transmit event
3	SPIREVT	Receive event
4	I2CREVT	I2C Receive event
5	I2CXEVT	I2C Transmit event
6	GPINT0	GPIO Interrupt
7	GPINT1	GPIO Interrupt
8	GPINT2	GPIO Interrupt
9	GPINT3	GPIO Interrupt
10	GPINT4	GPIO Interrupt
11	GPINT5	GPIO Interrupt
12	GPINT6	GPIO Interrupt
13	GPINT7	GPIO Interrupt
14	SEMINT0	Semaphore interrupt
15	SEMINT1	Semaphore interrupt
16	SEMINT2	Semaphore interrupt
17	SEMINT3	Semaphore interrupt
18	SEMINT4	Semaphore interrupt
19	SEMINT5	Semaphore interrupt
20	SEMINT6	Semaphore interrupt
21	SEMINT7	Semaphore interrupt
22	TINT8L	Timer interrupt low
23	TINT8H	Timer interrupt high
24	TINT9L	Timer interrupt low
25	TINT9H	Timer interrupt high
26	TINT10L	Timer interrupt low
27	TINT10H	Timer interrupt high
28	TINT11L	Timer interrupt low
29	TINT11H	Timer interrupt high
30	TINT12L	Timer interrupt low
31	TINT12H	Timer interrupt high
32	TINT13L	Timer interrupt low
33	TINT13H	Timer interrupt high
34	TINT14L	Timer interrupt low
35	TINT14H	Timer interrupt high
36	TINT15L	Timer interrupt low
37	TINT15H	Timer interrupt high
38	INTC2_OUT48	Interrupt Controller Output
39	INTC2_OUT49	Interrupt Controller Output
40	URXEVT	UART Receive event
41	UTXEVT	UART Transmit event
42	INTC2_OUT22	Interrupt Controller Output
43	INTC2_OUT23	Interrupt Controller Output

ADVANCE INFORMATION

Table 7-14 TPCC3 Events for C6674 (Part 2 of 2)

Event Number	Event	Event Description
44	INTC2_OUT24	Interrupt Controller Output
45	INTC2_OUT25	Interrupt Controller Output
46	INTC2_OUT26	Interrupt Controller Output
47	INTC2_OUT27	Interrupt Controller Output
48	INTC2_OUT28	Interrupt Controller Output
49	INTC2_OUT29	Interrupt Controller Output
50	INTC2_OUT30	Interrupt Controller Output
51	INTC2_OUT31	Interrupt Controller Output
52	INTC2_OUT32	Interrupt Controller Output
53	INTC2_OUT33	Interrupt Controller Output
54	INTC2_OUT34	Interrupt Controller Output
55	INTC2_OUT35	Interrupt Controller Output
56	INTC2_OUT36	Interrupt Controller Output
57	INTC2_OUT37	Interrupt Controller Output
58	INTC2_OUT38	Interrupt Controller Output
59	INTC2_OUT39	Interrupt Controller Output
60	INTC2_OUT40	Interrupt Controller Output
61	INTC2_OUT41	Interrupt Controller Output
62	INTC2_OUT42	Interrupt Controller Output
63	INTC2_OUT43	Interrupt Controller Output
End of Table 7-14		

7.4.3 EDMA3 Peripheral Register Description(s)

Table 7-15 EDMA3 Channel Controller 0 Registers (Part 1 of 12)

Hex Address	Acronym	Register Name
0270 0000	PID	Peripheral ID Register
0270 0004	CCCFG	EDMA3CC Configuration Register
0270 0008 - 0270 00FC	-	Reserved
0270 0100	DCHMAP0	DMA Channel 0 Mapping Register
0270 0104	DCHMAP1	DMA Channel 1 Mapping Register
0270 0108	DCHMAP2	DMA Channel 2 Mapping Register
0270 010C	DCHMAP3	DMA Channel 3 Mapping Register
0270 0110	DCHMAP4	DMA Channel 4 Mapping Register
0270 0114	DCHMAP5	DMA Channel 5 Mapping Register
0270 0118	DCHMAP6	DMA Channel 6 Mapping Register
0270 011C	DCHMAP7	DMA Channel 7 Mapping Register
0270 0120	DCHMAP8	DMA Channel 8 Mapping Register
0270 0124	DCHMAP9	DMA Channel 9 Mapping Register
0270 0128	DCHMAP10	DMA Channel 10 Mapping Register
0270 012C	DCHMAP11	DMA Channel 11 Mapping Register
0270 0130	DCHMAP12	DMA Channel 12 Mapping Register
0270 0134	DCHMAP13	DMA Channel 13 Mapping Register
0270 0138	DCHMAP14	DMA Channel 14 Mapping Register
0270 013C	DCHMAP15	DMA Channel 15 Mapping Register

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-15 EDMA3 Channel Controller 0 Registers (Part 2 of 12)

Hex Address	Acronym	Register Name
0270 0140 ~ 0270 01FC	Reserved	
0270 0200	QCHMAP0	QDMA Channel 0 Mapping Register
0270 0204	QCHMAP1	QDMA Channel 1 Mapping Register
0270 0208	QCHMAP2	QDMA Channel 2 Mapping Register
0270 020C	QCHMAP3	QDMA Channel 3 Mapping Register
0270 0210	QCHMAP4	QDMA Channel 4 Mapping Register
0270 0214	QCHMAP5	QDMA Channel 5 Mapping Register
0270 0218	QCHMAP6	QDMA Channel 6 Mapping Register
0270 021C	QCHMAP7	QDMA Channel 7 Mapping Register
0270 0220 - 0270 023C	-	Reserved
0270 0240	DMAQNUM0	DMA Queue Number Register 0
0270 0244	DMAQNUM1	DMA Queue Number Register 1
0270 0248	DMAQNUM2	DMA Queue Number Register 2
0270 024C	DMAQNUM3	DMA Queue Number Register 3
0270 0250	DMAQNUM4	DMA Queue Number Register 4
0270 0254	DMAQNUM5	DMA Queue Number Register 5
0270 0258	DMAQNUM6	DMA Queue Number Register 6
0270 025C	DMAQNUM7	DMA Queue Number Register 7
0270 0260	QDMAQNUM	QDMA Queue Number Register
0270 0264 - 0270 027C	-	Reserved
0270 0280	QUETCMAP	Queue to TC Mapping Register
0270 0284	QUEPRI	Queue Priority Register
0270 0288 - 0270 02FC	-	Reserved
0270 0300	EMR	Event Missed Register
0270 0304	EMRH	Event Missed Register High
0270 0308	EMCR	Event Missed Clear Register
0270 030C	EMCRH	Event Missed Clear Register High
0270 0310	QEMR	QDMA Event Missed Register
0270 0314	QEMCR	QDMA Event Missed Clear Register
0270 0318	CCERR	EDMA3CC Error Register
0270 031C	CCERRCLR	EDMA3CC Error Clear Register
0270 0320	EEVAL	Error Evaluate Register
0270 0324 - 0270 033C	-	Reserved
0270 0340	DRAE0	DMA Region Access Enable Register for Region 0
0270 0344	DRAEH0	DMA Region Access Enable Register High for Region 0
0270 0348	DRAE1	DMA Region Access Enable Register for Region 1
0270 034C	DRAEH1	DMA Region Access Enable Register High for Region 1
0270 0350	DRAE2	DMA Region Access Enable Register for Region 2
0270 0354	DRAEH2	DMA Region Access Enable Register High for Region 2
0270 0358	DRAE3	DMA Region Access Enable Register for Region 3
0270 035C	DRAEH3	DMA Region Access Enable Register High for Region 3
0270 0360	DRAE4	DMA Region Access Enable Register for Region 4
0270 0364	DRAEH4	DMA Region Access Enable Register High for Region 4
0270 0368	DRAE5	DMA Region Access Enable Register for Region 5

ADVANCE INFORMATION

Table 7-15 EDMA3 Channel Controller 0 Registers (Part 3 of 12)

Hex Address	Acronym	Register Name
0270 036C	DRAEH5	DMA Region Access Enable Register High for Region 5
0270 0370	DRAE6	DMA Region Access Enable Register for Region 6
0270 0374	DRAEH6	DMA Region Access Enable Register High for Region 6
0270 0378	DRAE7	DMA Region Access Enable Register for Region 7
0270 037C	DRAEH7	DMA Region Access Enable Register High for Region 7
0270 0380	QRAE0	QDMA Region Access Enable Register for Region 0
0270 0384	QRAE1	QDMA Region Access Enable Register for Region 1
0270 0388	QRAE2	QDMA Region Access Enable Register for Region 2
0270 038C	QRAE3	QDMA Region Access Enable Register for Region 3
0270 0390	QRAE4	QDMA Region Access Enable Register for Region 4
0270 0394	QRAE5	QDMA Region Access Enable Register for Region 5
0270 0398	QRAE6	QDMA Region Access Enable Register for Region 6
0270 039C	QRAE7	QDMA Region Access Enable Register for Region 7
0270 0400	Q0E0	Event Queue 0 Entry Register 0
0270 0404	Q0E1	Event Queue 0 Entry Register 1
0270 0408	Q0E2	Event Queue 0 Entry Register 2
0270 040C	Q0E3	Event Queue 0 Entry Register 3
0270 0410	Q0E4	Event Queue 0 Entry Register 4
0270 0414	Q0E5	Event Queue 0 Entry Register 5
0270 0418	Q0E6	Event Queue 0 Entry Register 6
0270 041C	Q0E7	Event Queue 0 Entry Register 7
0270 0420	Q0E8	Event Queue 0 Entry Register 8
0270 0424	Q0E9	Event Queue 0 Entry Register 9
0270 0428	Q0E10	Event Queue 0 Entry Register 10
0270 042C	Q0E11	Event Queue 0 Entry Register 11
0270 0430	Q0E12	Event Queue 0 Entry Register 12
0270 0434	Q0E13	Event Queue 0 Entry Register 13
0270 0438	Q0E14	Event Queue 0 Entry Register 14
0270 043C	Q0E15	Event Queue 0 Entry Register 15
0270 0440	Q1E0	Event Queue 1 Entry Register 0
0270 0444	Q1E1	Event Queue 1 Entry Register 1
0270 0448	Q1E2	Event Queue 1 Entry Register 2
0270 044C	Q1E3	Event Queue 1 Entry Register 3
0270 0450	Q1E4	Event Queue 1 Entry Register 4
0270 0454	Q1E5	Event Queue 1 Entry Register 5
0270 0458	Q1E6	Event Queue 1 Entry Register 6
0270 045C	Q1E7	Event Queue 1 Entry Register 7
0270 0460	Q1E8	Event Queue 1 Entry Register 8
0270 0464	Q1E9	Event Queue 1 Entry Register 9
0270 0468	Q1E10	Event Queue 1 Entry Register 10
0270 046C	Q1E11	Event Queue 1 Entry Register 11
0270 0470	Q1E12	Event Queue 1 Entry Register 12
0270 0474	Q1E13	Event Queue 1 Entry Register 13
0270 0478	Q1E14	Event Queue 1 Entry Register 14

Table 7-15 EDMA3 Channel Controller 0 Registers (Part 4 of 12)

Hex Address	Acronym	Register Name
0270 047C	Q1E15	Event Queue 1 Entry Register 15
0270 0480 ~ 0270 05FC	Reserved	
0270 0600	QSTAT0	Queue Status Register 0
0270 0604	QSTAT1	Queue Status Register 1
0270 0608 - 0270 061C	-	Reserved
0270 0620	QWMTHRA	Queue Watermark Threshold A Register
0270 0624	QWMTHRB	Queue Watermark Threshold B Register
0270 0628 - 0270 063C	-	Reserved
0270 0640	CCSTAT	EDMA3CC Status Register
0270 0644 - 0270 06FC	-	Reserved
0270 0700 - 0270 07FC	-	Reserved
0270 0800	MPFAR	Memory Protection Fault Address Register
0270 0804	MPFSR	Memory Protection Fault Status Register
0270 0808	MPFCR	Memory Protection Fault Command Register
0270 080C	MPPAG	Memory Protection Page Attribute Register G
0270 0810	MPPA0	Memory Protection Page Attribute Register 0
0270 0814	MPPA1	Memory Protection Page Attribute Register 1
0270 0818	MPPA2	Memory Protection Page Attribute Register 2
0270 081C	MPPA3	Memory Protection Page Attribute Register 3
0270 0820	MPPA4	Memory Protection Page Attribute Register 4
0270 0824	MPPA5	Memory Protection Page Attribute Register 5
0270 0828	MPPA6	Memory Protection Page Attribute Register 6
0270 082C	MPPA7	Memory Protection Page Attribute Register 7
0270 082C - 0270 0FFC	-	Reserved
0270 1000	ER	Event Register
0270 1004	ERH	Event Register High
0270 1008	ECR	Event Clear Register
0270 100C	ECRH	Event Clear Register High
0270 1010	ESR	Event Set Register
0270 1014	ESRH	Event Set Register High
0270 1018	CER	Chained Event Register
0270 101C	CERH	Chained Event Register High
0270 1020	EER	Event Enable Register
0270 1024	EERH	Event Enable Register High
0270 1028	EECR	Event Enable Clear Register
0270 102C	EECRH	Event Enable Clear Register High
0270 1030	EESR	Event Enable Set Register
0270 1034	EESRH	Event Enable Set Register High
0270 1038	SER	Secondary Event Register
0270 103C	SERH	Secondary Event Register High
0270 1040	SECR	Secondary Event Clear Register
0270 1044	SECRH	Secondary Event Clear Register High
0270 1048 - 0270 104C	-	Reserved
0270 1050	IER	Interrupt Enable Register

Table 7-15 EDMA3 Channel Controller 0 Registers (Part 5 of 12)

Hex Address	Acronym	Register Name
0270 1054	IERH	Interrupt Enable High Register
0270 1058	IECR	Interrupt Enable Clear Register
0270 105C	IECRH	Interrupt Enable Clear High Register
0270 1060	IESR	Interrupt Enable Set Register
0270 1064	IESRH	Interrupt Enable Set High Register
0270 1068	IPR	Interrupt Pending Register
0270 106C	IPRH	Interrupt Pending High Register
0270 1070	ICR	Interrupt Clear Register
0270 1074	ICRH	Interrupt Clear High Register
0270 1078	IEVAL	Interrupt Evaluate Register
0270 107C	-	Reserved
0270 1080	QER	QDMA Event Register
0270 1084	QEER	QDMA Event Enable Register
0270 1088	QEECR	QDMA Event Enable Clear Register
0270 108C	QEESR	QDMA Event Enable Set Register
0270 1090	QSER	QDMA Secondary Event Register
0270 1094	QSECR	QDMA Secondary Event Clear Register
0270 1098 - 0270 1FFF	-	Reserved
Shadow Region 0 Channel Registers		
0270 2000	ER	Event Register
0270 2004	ERH	Event Register High
0270 2008	ECR	Event Clear Register
0270 200C	ECRH	Event Clear Register High
0270 2010	ESR	Event Set Register
0270 2014	ESRH	Event Set Register High
0270 2018	CER	Chained Event Register
0270 201C	CERH	Chained Event Register High
0270 2020	EER	Event Enable Register
0270 2024	EERH	Event Enable Register High
0270 2028	EECR	Event Enable Clear Register
0270 202C	EECRH	Event Enable Clear Register High
0270 2030	EESR	Event Enable Set Register
0270 2034	EESRH	Event Enable Set Register High
0270 2038	SER	Secondary Event Register
0270 203C	SERH	Secondary Event Register High
0270 2040	SECR	Secondary Event Clear Register
0270 2044	SECRH	Secondary Event Clear Register High
0270 2048 - 0270 204C	-	Reserved
0270 2050	IER	Interrupt Enable Register
0270 2054	IERH	Interrupt Enable Register High
0270 2058	IECR	Interrupt Enable Clear Register
0270 205C	IECRH	Interrupt Enable Clear Register High
0270 2060	IESR	Interrupt Enable Set Register
0270 2064	IESRH	Interrupt Enable Set Register High

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-15 EDMA3 Channel Controller 0 Registers (Part 6 of 12)

Hex Address	Acronym	Register Name
0270 2068	IPR	Interrupt Pending Register
0270 206C	IPRH	Interrupt Pending Register High
0270 2070	ICR	Interrupt Clear Register
0270 2074	ICRH	Interrupt Clear Register High
0270 2078	IEVAL	Interrupt Evaluate Register
0270 207C	-	Reserved
0270 2080	QER	QDMA Event Register
0270 2084	QEER	QDMA Event Enable Register
0270 2088	QEECR	QDMA Event Enable Clear Register
0270 208C	QEESR	QDMA Event Enable Set Register
0270 2090	QSER	QDMA Secondary Event Register
0270 2094	QSECR	QDMA Secondary Event Clear Register
0270 2098 - 0270 21FF	-	Reserved
Shadow Region 1 Channel Registers		
0270 2200	ER	Event Register
0270 2204	ERH	Event Register High
0270 2208	ECR	Event Clear Register
0270 220C	ECRH	Event Clear Register High
0270 2210	ESR	Event Set Register
0270 2214	ESRH	Event Set Register High
0270 2218	CER	Chained Event Register
0270 221C	CERH	Chained Event Register High
0270 2220	EER	Event Enable Register
0270 2224	EERH	Event Enable Register High
0270 2228	EECR	Event Enable Clear Register
0270 222C	EECRH	Event Enable Clear Register High
0270 2230	EESR	Event Enable Set Register
0270 2234	EESRH	Event Enable Set Register High
0270 2238	SER	Secondary Event Register
0270 223C	SERH	Secondary Event Register High
0270 2240	SECR	Secondary Event Clear Register
0270 2244	SECRH	Secondary Event Clear Register High
0270 2248 - 0270 224C	-	Reserved
0270 2250	IER	Interrupt Enable Register
0270 2254	IERH	Interrupt Enable Register High
0270 2258	IECR	Interrupt Enable Clear Register
0270 225C	IECRH	Interrupt Enable Clear Register High
0270 2260	IESR	Interrupt Enable Set Register
0270 2264	IESRH	Interrupt Enable Set Register High
0270 2268	IPR	Interrupt Pending Register
0270 226C	IPRH	Interrupt Pending Register High
0270 2270	ICR	Interrupt Clear Register
0270 2274	ICRH	Interrupt Clear Register High
0270 2278	IEVAL	Interrupt Evaluate Register

ADVANCE INFORMATION

Table 7-15 EDMA3 Channel Controller 0 Registers (Part 7 of 12)

Hex Address	Acronym	Register Name
0270 227C	-	Reserved
0270 2280	QER	QDMA Event Register
0270 2284	QEER	QDMA Event Enable Register
0270 2288	QEECR	QDMA Event Enable Clear Register
0270 228C	QEESR	QDMA Event Enable Set Register
0270 2290	QSER	QDMA Secondary Event Register
0270 2294	QSECR	QDMA Secondary Event Clear Register
0270 2298 - 0270 23FF	-	Reserved
Shadow Region 2 Channel Registers		
0270 2400	ER	Event Register
0270 2404	ERH	Event Register High
0270 2408	ECR	Event Clear Register
0270 240C	ECRH	Event Clear Register High
0270 2410	ESR	Event Set Register
0270 2414	ESRH	Event Set Register High
0270 2418	CER	Chained Event Register
0270 241C	CERH	Chained Event Register High
0270 2420	EER	Event Enable Register
0270 2424	EERH	Event Enable Register High
0270 2428	EECR	Event Enable Clear Register
0270 242C	EECRH	Event Enable Clear Register High
0270 2430	EESR	Event Enable Set Register
0270 2434	EESRH	Event Enable Set Register High
0270 2438	SER	Secondary Event Register
0270 243C	SERH	Secondary Event Register High
0270 2440	SECR	Secondary Event Clear Register
0270 2444	SECRH	Secondary Event Clear Register High
0270 2448 - 0270 244C	-	Reserved
0270 2450	IER	Interrupt Enable Register
0270 2454	IERH	Interrupt Enable Register High
0270 2458	IECR	Interrupt Enable Clear Register
0270 245C	IECRH	Interrupt Enable Clear Register High
0270 2460	IESR	Interrupt Enable Set Register
0270 2464	IESRH	Interrupt Enable Set Register High
0270 2468	IPR	Interrupt Pending Register
0270 246C	IPRH	Interrupt Pending Register High
0270 2470	ICR	Interrupt Clear Register
0270 2474	ICRH	Interrupt Clear Register High
0270 2478	IEVAL	Interrupt Evaluate Register
0270 247C	-	Reserved
0270 2480	QER	QDMA Event Register
0270 2484	QEER	QDMA Event Enable Register
0270 2488	QEECR	QDMA Event Enable Clear Register
0270 248C	QEESR	QDMA Event Enable Set Register

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-15 EDMA3 Channel Controller 0 Registers (Part 8 of 12)

Hex Address	Acronym	Register Name
0270 2490	QSER	QDMA Secondary Event Register
0270 2494	QSECR	QDMA Secondary Event Clear Register
0270 2498 - 0270 25FF	-	Reserved
Shadow Region 3 Channel Registers		
0270 2600	ER	Event Register
0270 2604	ERH	Event Register High
0270 2608	ECR	Event Clear Register
0270 260C	ECRH	Event Clear Register High
0270 2610	ESR	Event Set Register
0270 2614	ESRH	Event Set Register High
0270 2618	CER	Chained Event Register
0270 261C	CERH	Chained Event Register High
0270 2620	EER	Event Enable Register
0270 2624	EERH	Event Enable Register High
0270 2628	EECR	Event Enable Clear Register
0270 262C	EECRH	Event Enable Clear Register High
0270 2630	EESR	Event Enable Set Register
0270 2634	EESRH	Event Enable Set Register High
0270 2638	SER	Secondary Event Register
0270 263C	SERH	Secondary Event Register High
0270 2640	SECR	Secondary Event Clear Register
0270 2644	SECRH	Secondary Event Clear Register High
0270 2648 - 0270 264C	-	Reserved
0270 2650	IER	Interrupt Enable Register
0270 2654	IERH	Interrupt Enable Register High
0270 2658	IECR	Interrupt Enable Clear Register
0270 265C	IECRH	Interrupt Enable Clear Register High
0270 2660	IESR	Interrupt Enable Set Register
0270 2664	IESRH	Interrupt Enable Set Register High
0270 2668	IPR	Interrupt Pending Register
0270 266C	IPRH	Interrupt Pending Register High
0270 2670	ICR	Interrupt Clear Register
0270 2674	ICRH	Interrupt Clear Register High
0270 2678	IEVAL	Interrupt Evaluate Register
0270 267C	-	Reserved
0270 2680	QER	QDMA Event Register
0270 2684	QEER	QDMA Event Enable Register
0270 2688	QEECR	QDMA Event Enable Clear Register
0270 268C	QEESR	QDMA Event Enable Set Register
0270 2690	QSER	QDMA Secondary Event Register
0270 2694	QSECR	QDMA Secondary Event Clear Register
0270 2698 - 0270 27FF	-	Reserved
Shadow Region 4 Channel Registers		
0270 2800	ER	Event Register

ADVANCE INFORMATION

Table 7-15 EDMA3 Channel Controller 0 Registers (Part 9 of 12)

Hex Address	Acronym	Register Name
0270 2804	ERH	Event Register High
0270 2808	ECR	Event Clear Register
0270 280C	ECRH	Event Clear Register High
0270 2810	ESR	Event Set Register
0270 2814	ESRH	Event Set Register High
0270 2818	CER	Chained Event Register
0270 281C	CERH	Chained Event Register High
0270 2820	EER	Event Enable Register
0270 2824	EERH	Event Enable Register High
0270 2828	ECCR	Event Enable Clear Register
0270 282C	EECRH	Event Enable Clear Register High
0270 2830	EESR	Event Enable Set Register
0270 2834	EESRH	Event Enable Set Register High
0270 2838	SER	Secondary Event Register
0270 283C	SERH	Secondary Event Register High
0270 2840	SECR	Secondary Event Clear Register
0270 2844	SECRH	Secondary Event Clear Register High
0270 2848 - 0270 284C	-	Reserved
0270 2850	IER	Interrupt Enable Register
0270 2854	IERH	Interrupt Enable Register High
0270 2858	IECR	Interrupt Enable Clear Register
0270 285C	IECRH	Interrupt Enable Clear Register High
0270 2860	IESR	Interrupt Enable Set Register
0270 2864	IESRH	Interrupt Enable Set Register High
0270 2868	IPR	Interrupt Pending Register
0270 286C	IPRH	Interrupt Pending Register High
0270 2870	ICR	Interrupt Clear Register
0270 2874	ICRH	Interrupt Clear Register High
0270 2878	IEVAL	Interrupt Evaluate Register
0270 287C	-	Reserved
0270 2880	QER	QDMA Event Register
0270 2884	QEER	QDMA Event Enable Register
0270 2888	QECCR	QDMA Event Enable Clear Register
0270 288C	QEESR	QDMA Event Enable Set Register
0270 2890	QSER	QDMA Secondary Event Register
0270 2894	QSECR	QDMA Secondary Event Clear Register
0270 2898 - 0270 29FF	-	Reserved
Shadow Region 5 Channel Registers		
0270 2A00	ER	Event Register
0270 2A04	ERH	Event Register High
0270 2A08	ECR	Event Clear Register
0270 2A0C	ECRH	Event Clear Register High
0270 2A10	ESR	Event Set Register
0270 2A14	ESRH	Event Set Register High

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-15 EDMA3 Channel Controller 0 Registers (Part 10 of 12)

Hex Address	Acronym	Register Name
0270 2A18	CER	Chained Event Register
0270 2A1C	CERH	Chained Event Register High
0270 2A20	EER	Event Enable Register
0270 2A24	EERH	Event Enable Register High
0270 2A28	EECR	Event Enable Clear Register
0270 2A2C	EECRH	Event Enable Clear Register High
0270 2A30	EESR	Event Enable Set Register
0270 2A34	EESRH	Event Enable Set Register High
0270 2A38	SER	Secondary Event Register
0270 2A3C	SERH	Secondary Event Register High
0270 2A40	SECR	Secondary Event Clear Register
0270 2A44	SECRH	Secondary Event Clear Register High
0270 2A48 - 0270 2A4C	-	Reserved
0270 2A50	IER	Interrupt Enable Register
0270 2A54	IERH	Interrupt Enable Register High
0270 2A58	IECR	Interrupt Enable Clear Register
0270 2A5C	IECRH	Interrupt Enable Clear Register High
0270 2A60	IESR	Interrupt Enable Set Register
0270 2A64	IESRH	Interrupt Enable Set Register High
0270 2A68	IPR	Interrupt Pending Register
0270 2A6C	IPRH	Interrupt Pending Register High
0270 2A70	ICR	Interrupt Clear Register
0270 2A74	ICRH	Interrupt Clear Register High
0270 2A78	IEVAL	Interrupt Evaluate Register
0270 2A7C	-	Reserved
0270 2A80	QER	QDMA Event Register
0270 2A84	QEER	QDMA Event Enable Register
0270 2A88	QEECR	QDMA Event Enable Clear Register
0270 2A8C	QEESR	QDMA Event Enable Set Register
0270 2A90	QSER	QDMA Secondary Event Register
0270 2A94	QSECR	QDMA Secondary Event Clear Register
0270 2A98 - 0270 2BFF	-	Reserved
Shadow Region 6 Channel Registers		
0270 2C00	ER	Event Register
0270 2C04	ERH	Event Register High
0270 2C08	ECR	Event Clear Register
0270 2C0C	ECRH	Event Clear Register High
0270 2C10	ESR	Event Set Register
0270 2C14	ESRH	Event Set Register High
0270 2C18	CER	Chained Event Register
0270 2C1C	CERH	Chained Event Register High
0270 2C20	EER	Event Enable Register
0270 2C24	EERH	Event Enable Register High
0270 2C28	EECR	Event Enable Clear Register

ADVANCE INFORMATION

Table 7-15 EDMA3 Channel Controller 0 Registers (Part 11 of 12)

Hex Address	Acronym	Register Name
0270 2C2C	EECRH	Event Enable Clear Register High
0270 2C30	EESR	Event Enable Set Register
0270 2C34	EESRH	Event Enable Set Register High
0270 2C38	SER	Secondary Event Register
0270 2C3C	SERH	Secondary Event Register High
0270 2C40	SECR	Secondary Event Clear Register
0270 2C44	SECRH	Secondary Event Clear Register High
0270 2C48 - 0270 2C4C	-	Reserved
0270 2C50	IER	Interrupt Enable Register
0270 2C54	IERH	Interrupt Enable Register High
0270 2C58	IECR	Interrupt Enable Clear Register
0270 2C5C	IECRH	Interrupt Enable Clear Register High
0270 2C60	IESR	Interrupt Enable Set Register
0270 2C64	IESRH	Interrupt Enable Set Register High
0270 2C68	IPR	Interrupt Pending Register
0270 2C6C	IPRH	Interrupt Pending Register High
0270 2C70	ICR	Interrupt Clear Register
0270 2C74	ICRH	Interrupt Clear Register High
0270 2C78	IEVAL	Interrupt Evaluate Register
0270 2C7C	-	Reserved
0270 2C80	QER	QDMA Event Register
0270 2C84	QEER	QDMA Event Enable Register
0270 2C88	QEECR	QDMA Event Enable Clear Register
0270 2C8C	QEESR	QDMA Event Enable Set Register
0270 2C90	QSER	QDMA Secondary Event Register
0270 2C94	QSECR	QDMA Secondary Event Clear Register
0270 2C98 - 0270 2DFF	-	Reserved
Shadow Region 7 Channel Registers		
0270 2E00	ER	Event Register
0270 2E04	ERH	Event Register High
0270 2E08	ECR	Event Clear Register
0270 2E0C	ECRH	Event Clear Register High
0270 2E10	ESR	Event Set Register
0270 2E14	ESRH	Event Set Register High
0270 2E18	CER	Chained Event Register
0270 2E1C	CERH	Chained Event Register High
0270 2E20	EER	Event Enable Register
0270 2E24	EERH	Event Enable Register High
0270 2E28	EECR	Event Enable Clear Register
0270 2E2C	EECRH	Event Enable Clear Register High
0270 2E30	EESR	Event Enable Set Register
0270 2E34	EESRH	Event Enable Set Register High
0270 2E38	SER	Secondary Event Register
0270 2E3C	SERH	Secondary Event Register High

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-15 EDMA3 Channel Controller 0 Registers (Part 12 of 12)

Hex Address	Acronym	Register Name
0270 2E40	SECR	Secondary Event Clear Register
0270 2E44	SECRH	Secondary Event Clear Register High
0270 2E48 - 0270 2E4C	-	Reserved
0270 2E50	IER	Interrupt Enable Register
0270 2E54	IERH	Interrupt Enable Register High
0270 2E58	IECR	Interrupt Enable Clear Register
0270 2E5C	IECRH	Interrupt Enable Clear Register High
0270 2E60	IESR	Interrupt Enable Set Register
0270 2E64	IESRH	Interrupt Enable Set Register High
0270 2E68	IPR	Interrupt Pending Register
0270 2E6C	IPRH	Interrupt Pending Register High
0270 2E70	ICR	Interrupt Clear Register
0270 2E74	ICRH	Interrupt Clear Register High
0270 2E78	IEVAL	Interrupt Evaluate Register
0270 2E7C	-	Reserved
0270 2E80	QER	QDMA Event Register
0270 2E84	QEER	QDMA Event Enable Register
0270 2E88	QEECR	QDMA Event Enable Clear Register
0270 2E8C	QEESR	QDMA Event Enable Set Register
0270 2E90	QSER	QDMA Secondary Event Register
0270 2E94	QSECR	QDMA Secondary Event Clear Register
0270 2E98 - 0270 2FFF	-	Reserved
End of Table 7-15		

Table 7-16 EDMA3 Channel Controller 1 Registers (Part 1 of 14)

Hex Address	Acronym	Register Name
0272 0000	PID	Peripheral ID Register
0272 0004	CCCFG	EDMA3CC Configuration Register
0272 0008 - 0272 00FC	-	Reserved
0272 0100	DCHMAP0	DMA Channel 0 Mapping Register
0272 0104	DCHMAP1	DMA Channel 1 Mapping Register
0272 0108	DCHMAP2	DMA Channel 2 Mapping Register
0272 010C	DCHMAP3	DMA Channel 3 Mapping Register
0272 0110	DCHMAP4	DMA Channel 4 Mapping Register
0272 0114	DCHMAP5	DMA Channel 5 Mapping Register
0272 0118	DCHMAP6	DMA Channel 6 Mapping Register
0272 011C	DCHMAP7	DMA Channel 7 Mapping Register
0272 0120	DCHMAP8	DMA Channel 8 Mapping Register
0272 0124	DCHMAP9	DMA Channel 9 Mapping Register
0272 0128	DCHMAP10	DMA Channel 10 Mapping Register
0272 012C	DCHMAP11	DMA Channel 11 Mapping Register
0272 0130	DCHMAP12	DMA Channel 12 Mapping Register
0272 0134	DCHMAP13	DMA Channel 13 Mapping Register

Table 7-16 EDMA3 Channel Controller 1 Registers (Part 2 of 14)

Hex Address	Acronym	Register Name
0272 0138	DCHMAP14	DMA Channel 14 Mapping Register
0272 013C	DCHMAP15	DMA Channel 15 Mapping Register
0272 0140	DCHMAP16	DMA Channel 16 Mapping Register
0272 0144	DCHMAP17	DMA Channel 17 Mapping Register
0272 0148	DCHMAP18	DMA Channel 18 Mapping Register
0272 014C	DCHMAP19	DMA Channel 19 Mapping Register
0272 0150	DCHMAP20	DMA Channel 20 Mapping Register
0272 0154	DCHMAP21	DMA Channel 21 Mapping Register
0272 0158	DCHMAP22	DMA Channel 22 Mapping Register
0272 015C	DCHMAP23	DMA Channel 23 Mapping Register
0272 0160	DCHMAP24	DMA Channel 24 Mapping Register
0272 0164	DCHMAP25	DMA Channel 25 Mapping Register
0272 0168	DCHMAP26	DMA Channel 26 Mapping Register
0272 016C	DCHMAP27	DMA Channel 27 Mapping Register
0272 0170	DCHMAP28	DMA Channel 28 Mapping Register
0272 0174	DCHMAP29	DMA Channel 29 Mapping Register
0272 0178	DCHMAP30	DMA Channel 30 Mapping Register
0272 017C	DCHMAP31	DMA Channel 31 Mapping Register
0272 0180	DCHMAP32	DMA Channel 32 Mapping Register
0272 0184	DCHMAP33	DMA Channel 33 Mapping Register
0272 0188	DCHMAP34	DMA Channel 34 Mapping Register
0272 018C	DCHMAP35	DMA Channel 35 Mapping Register
0272 0190	DCHMAP36	DMA Channel 36 Mapping Register
0272 0194	DCHMAP37	DMA Channel 37 Mapping Register
0272 0198	DCHMAP38	DMA Channel 38 Mapping Register
0272 019C	DCHMAP39	DMA Channel 39 Mapping Register
0272 01A0	DCHMAP40	DMA Channel 40 Mapping Register
0272 01A4	DCHMAP41	DMA Channel 41 Mapping Register
0272 01A8	DCHMAP42	DMA Channel 42 Mapping Register
0272 01AC	DCHMAP43	DMA Channel 43 Mapping Register
0272 01B0	DCHMAP44	DMA Channel 44 Mapping Register
0272 01B4	DCHMAP45	DMA Channel 45 Mapping Register
0272 01B8	DCHMAP46	DMA Channel 46 Mapping Register
0272 01BC	DCHMAP47	DMA Channel 47 Mapping Register
0272 01C0	DCHMAP48	DMA Channel 48 Mapping Register
0272 01C4	DCHMAP49	DMA Channel 49 Mapping Register
0272 01C8	DCHMAP50	DMA Channel 50 Mapping Register
0272 01CC	DCHMAP51	DMA Channel 51 Mapping Register
0272 01D0	DCHMAP52	DMA Channel 52 Mapping Register
0272 01D4	DCHMAP53	DMA Channel 53 Mapping Register
0272 01D8	DCHMAP54	DMA Channel 54 Mapping Register
0272 01DC	DCHMAP55	DMA Channel 55 Mapping Register
0272 01E0	DCHMAP56	DMA Channel 56 Mapping Register
0272 01E4	DCHMAP57	DMA Channel 57 Mapping Register

Table 7-16 EDMA3 Channel Controller 1 Registers (Part 3 of 14)

Hex Address	Acronym	Register Name
0272 01E8	DCHMAP58	DMA Channel 58 Mapping Register
0272 01EC	DCHMAP59	DMA Channel 59 Mapping Register
0272 01F0	DCHMAP60	DMA Channel 60 Mapping Register
0272 01F4	DCHMAP61	DMA Channel 61 Mapping Register
0272 01F8	DCHMAP62	DMA Channel 62 Mapping Register
0272 01FC	DCHMAP63	DMA Channel 63 Mapping Register
0272 0200	QCHMAP0	QDMA Channel 0 Mapping Register
0272 0204	QCHMAP1	QDMA Channel 1 Mapping Register
0272 0208	QCHMAP2	QDMA Channel 2 Mapping Register
0272 020C	QCHMAP3	QDMA Channel 3 Mapping Register
0272 0210	QCHMAP4	QDMA Channel 4 Mapping Register
0272 0214	QCHMAP5	QDMA Channel 5 Mapping Register
0272 0218	QCHMAP6	QDMA Channel 6 Mapping Register
0272 021C	QCHMAP7	QDMA Channel 7 Mapping Register
0272 0220 - 0272 023C	-	Reserved
0272 0240	DMAQNUM0	DMA Queue Number Register 0
0272 0244	DMAQNUM1	DMA Queue Number Register 1
0272 0248	DMAQNUM2	DMA Queue Number Register 2
0272 024C	DMAQNUM3	DMA Queue Number Register 3
0272 0250	DMAQNUM4	DMA Queue Number Register 4
0272 0254	DMAQNUM5	DMA Queue Number Register 5
0272 0258	DMAQNUM6	DMA Queue Number Register 6
0272 025C	DMAQNUM7	DMA Queue Number Register 7
0272 0260	QDMAQNUM	QDMA Queue Number Register
0272 0264 - 0272 027C	-	Reserved
0272 0280	QUETCMAP	Queue to TC Mapping Register
0272 0284	QUEPRI	Queue Priority Register
0272 0288 - 0272 02FC	-	Reserved
0272 0300	EMR	Event Missed Register
0272 0304	EMRH	Event Missed Register High
0272 0308	EMCR	Event Missed Clear Register
0272 030C	EMCRH	Event Missed Clear Register High
0272 0310	QEMR	QDMA Event Missed Register
0272 0314	QEMCR	QDMA Event Missed Clear Register
0272 0318	CCERR	EDMA3CC Error Register
0272 031C	CCERRCLR	EDMA3CC Error Clear Register
0272 0320	EEVAL	Error Evaluate Register
0272 0324 - 0272 033C	-	Reserved
0272 0340	DRAE0	DMA Region Access Enable Register for Region 0
0272 0344	DRAEH0	DMA Region Access Enable Register High for Region 0
0272 0348	DRAE1	DMA Region Access Enable Register for Region 1
0272 034C	DRAEH1	DMA Region Access Enable Register High for Region 1
0272 0350	DRAE2	DMA Region Access Enable Register for Region 2
0272 0354	DRAEH2	DMA Region Access Enable Register High for Region 2

Table 7-16 EDMA3 Channel Controller 1 Registers (Part 4 of 14)

Hex Address	Acronym	Register Name
0272 0358	DRAE3	DMA Region Access Enable Register for Region 3
0272 035C	DRAEH3	DMA Region Access Enable Register High for Region 3
0272 0360	DRAE4	DMA Region Access Enable Register for Region 4
0272 0364	DRAEH4	DMA Region Access Enable Register High for Region 4
0272 0368	DRAE5	DMA Region Access Enable Register for Region 5
0272 036C	DRAEH5	DMA Region Access Enable Register High for Region 5
0272 0370	DRAE6	DMA Region Access Enable Register for Region 6
0272 0374	DRAEH6	DMA Region Access Enable Register High for Region 6
0272 0378	DRAE7	DMA Region Access Enable Register for Region 7
0272 037C	DRAEH7	DMA Region Access Enable Register High for Region 7
0272 0380	QRAE0	QDMA Region Access Enable Register for Region 0
0272 0384	QRAE1	QDMA Region Access Enable Register for Region 1
0272 0388	QRAE2	QDMA Region Access Enable Register for Region 2
0272 038C	QRAE3	QDMA Region Access Enable Register for Region 3
0272 0390	QRAE4	QDMA Region Access Enable Register for Region 4
0272 0394	QRAE5	QDMA Region Access Enable Register for Region 5
0272 0398	QRAE6	QDMA Region Access Enable Register for Region 6
0272 039C	QRAE7	QDMA Region Access Enable Register for Region 7
0272 0400	Q0E0	Event Queue 0 Entry Register 0
0272 0404	Q0E1	Event Queue 0 Entry Register 1
0272 0408	Q0E2	Event Queue 0 Entry Register 2
0272 040C	Q0E3	Event Queue 0 Entry Register 3
0272 0410	Q0E4	Event Queue 0 Entry Register 4
0272 0414	Q0E5	Event Queue 0 Entry Register 5
0272 0418	Q0E6	Event Queue 0 Entry Register 6
0272 041C	Q0E7	Event Queue 0 Entry Register 7
0272 0420	Q0E8	Event Queue 0 Entry Register 8
0272 0424	Q0E9	Event Queue 0 Entry Register 9
0272 0428	Q0E10	Event Queue 0 Entry Register 10
0272 042C	Q0E11	Event Queue 0 Entry Register 11
0272 0430	Q0E12	Event Queue 0 Entry Register 12
0272 0434	Q0E13	Event Queue 0 Entry Register 13
0272 0438	Q0E14	Event Queue 0 Entry Register 14
0272 043C	Q0E15	Event Queue 0 Entry Register 15
0272 0440	Q1E0	Event Queue 1 Entry Register 0
0272 0444	Q1E1	Event Queue 1 Entry Register 1
0272 0448	Q1E2	Event Queue 1 Entry Register 2
0272 044C	Q1E3	Event Queue 1 Entry Register 3
0272 0450	Q1E4	Event Queue 1 Entry Register 4
0272 0454	Q1E5	Event Queue 1 Entry Register 5
0272 0458	Q1E6	Event Queue 1 Entry Register 6
0272 045C	Q1E7	Event Queue 1 Entry Register 7
0272 0460	Q1E8	Event Queue 1 Entry Register 8
0272 0464	Q1E9	Event Queue 1 Entry Register 9

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-16 EDMA3 Channel Controller 1 Registers (Part 5 of 14)

Hex Address	Acronym	Register Name
0272 0468	Q1E10	Event Queue 1 Entry Register 10
0272 046C	Q1E11	Event Queue 1 Entry Register 11
0272 0470	Q1E12	Event Queue 1 Entry Register 12
0272 0474	Q1E13	Event Queue 1 Entry Register 13
0272 0478	Q1E14	Event Queue 1 Entry Register 14
0272 047C	Q1E15	Event Queue 1 Entry Register 15
0272 0480	Q2E0	Event Queue 2 Entry Register 0
0272 0484	Q2E1	Event Queue 2 Entry Register 1
0272 0488	Q2E2	Event Queue 2 Entry Register 2
0272 048C	Q2E3	Event Queue 2 Entry Register 3
0272 0490	Q2E4	Event Queue 2 Entry Register 4
0272 0494	Q2E5	Event Queue 2 Entry Register 5
0272 0498	Q2E6	Event Queue 2 Entry Register 6
0272 049C	Q2E7	Event Queue 2 Entry Register 7
0272 04A0	Q2E8	Event Queue 2 Entry Register 8
0272 04A4	Q2E9	Event Queue 2 Entry Register 9
0272 04A8	Q2E10	Event Queue 2 Entry Register 10
0272 04AC	Q2E11	Event Queue 2 Entry Register 11
0272 04B0	Q2E12	Event Queue 2 Entry Register 12
0272 04B4	Q2E13	Event Queue 2 Entry Register 13
0272 04B8	Q2E14	Event Queue 2 Entry Register 14
0272 04BC	Q2E15	Event Queue 2 Entry Register 15
0272 04C0	Q3E0	Event Queue 3 Entry Register 0
0272 04C4	Q3E1	Event Queue 3 Entry Register 1
0272 04C8	Q3E2	Event Queue 3 Entry Register 2
0272 04CC	Q3E3	Event Queue 3 Entry Register 3
0272 04D0	Q3E4	Event Queue 3 Entry Register 4
0272 04D4	Q3E5	Event Queue 3 Entry Register 5
0272 04D8	Q3E6	Event Queue 3 Entry Register 6
0272 04DC	Q3E7	Event Queue 3 Entry Register 7
0272 04E0	Q3E8	Event Queue 3 Entry Register 8
0272 04E4	Q3E9	Event Queue 3 Entry Register 9
0272 04E8	Q3E10	Event Queue 3 Entry Register 10
0272 04EC	Q3E11	Event Queue 3 Entry Register 11
0272 04F0	Q3E12	Event Queue 3 Entry Register 12
0272 04F4	Q3E13	Event Queue 3 Entry Register 13
0272 04F8	Q3E14	Event Queue 3 Entry Register 14
0272 04FC	Q3E15	Event Queue 3 Entry Register 15
0272 0500 - 0272 05FC	-	Reserved
0272 0600	QSTAT0	Queue Status Register 0
0272 0604	QSTAT1	Queue Status Register 1
0272 0608	QSTAT2	Queue Status Register 2
0272 060C	QSTAT3	Queue Status Register 3
0272 0610 - 0272 061C	-	Reserved

ADVANCE INFORMATION

Table 7-16 EDMA3 Channel Controller 1 Registers (Part 6 of 14)

Hex Address	Acronym	Register Name
0272 0620	QWMTHRA	Queue Watermark Threshold A Register
0272 0624	QWMTHRB	Queue Watermark Threshold B Register
0272 0628 - 0272 063C	-	Reserved
0272 0640	CCSTAT	EDMA3CC Status Register
0272 0644 - 0272 06FC	-	Reserved
0272 0700 - 0272 07FC	-	Reserved
0272 0800	MPFAR	Memory Protection Fault Address Register
0272 0804	MPFSR	Memory Protection Fault Status Register
0272 0808	MPFCR	Memory Protection Fault Command Register
0272 080C	MPPAG	Memory Protection Page Attribute Register G
0272 0810	MPPA0	Memory Protection Page Attribute Register 0
0272 0814	MPPA1	Memory Protection Page Attribute Register 1
0272 0818	MPPA2	Memory Protection Page Attribute Register 2
0272 081C	MPPA3	Memory Protection Page Attribute Register 3
0272 0820	MPPA4	Memory Protection Page Attribute Register 4
0272 0824	MPPA5	Memory Protection Page Attribute Register 5
0272 0828	MPPA6	Memory Protection Page Attribute Register 6
0272 082C	MPPA7	Memory Protection Page Attribute Register 7
0272 082C - 0272 0FFC	-	Reserved
0272 1000	ER	Event Register
0272 1004	ERH	Event Register High
0272 1008	ECR	Event Clear Register
0272 100C	ECRH	Event Clear Register High
0272 1010	ESR	Event Set Register
0272 1014	ESRH	Event Set Register High
0272 1018	CER	Chained Event Register
0272 101C	CERH	Chained Event Register High
0272 1020	EER	Event Enable Register
0272 1024	EERH	Event Enable Register High
0272 1028	EECR	Event Enable Clear Register
0272 102C	EECRH	Event Enable Clear Register High
0272 1030	EESR	Event Enable Set Register
0272 1034	EESRH	Event Enable Set Register High
0272 1038	SER	Secondary Event Register
0272 103C	SERH	Secondary Event Register High
0272 1040	SECR	Secondary Event Clear Register
0272 1044	SECRH	Secondary Event Clear Register High
0272 1048 - 0272 104C	-	Reserved
0272 1050	IER	Interrupt Enable Register
0272 1054	IERH	Interrupt Enable High Register
0272 1058	IECR	Interrupt Enable Clear Register
0272 105C	IECRH	Interrupt Enable Clear High Register
0272 1060	IESR	Interrupt Enable Set Register
0272 1064	IESRH	Interrupt Enable Set High Register

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-16 EDMA3 Channel Controller 1 Registers (Part 7 of 14)

Hex Address	Acronym	Register Name
0272 1068	IPR	Interrupt Pending Register
0272 106C	IPRH	Interrupt Pending High Register
0272 1070	ICR	Interrupt Clear Register
0272 1074	ICRH	Interrupt Clear High Register
0272 1078	IEVAL	Interrupt Evaluate Register
0272 107C	-	Reserved
0272 1080	QER	QDMA Event Register
0272 1084	QEER	QDMA Event Enable Register
0272 1088	QEECR	QDMA Event Enable Clear Register
0272 108C	QEESR	QDMA Event Enable Set Register
0272 1090	QSER	QDMA Secondary Event Register
0272 1094	QSECR	QDMA Secondary Event Clear Register
0272 1098 - 0272 1FFF	-	Reserved
Shadow Region 0 Channel Registers		
0272 2000	ER	Event Register
0272 2004	ERH	Event Register High
0272 2008	ECR	Event Clear Register
0272 200C	ECRH	Event Clear Register High
0272 2010	ESR	Event Set Register
0272 2014	ESRH	Event Set Register High
0272 2018	CER	Chained Event Register
0272 201C	CERH	Chained Event Register High
0272 2020	EER	Event Enable Register
0272 2024	EERH	Event Enable Register High
0272 2028	EECR	Event Enable Clear Register
0272 202C	EECRH	Event Enable Clear Register High
0272 2030	EESR	Event Enable Set Register
0272 2034	EESRH	Event Enable Set Register High
0272 2038	SER	Secondary Event Register
0272 203C	SERH	Secondary Event Register High
0272 2040	SECR	Secondary Event Clear Register
0272 2044	SECRH	Secondary Event Clear Register High
0272 2048 - 0272 204C	-	Reserved
0272 2050	IER	Interrupt Enable Register
0272 2054	IERH	Interrupt Enable Register High
0272 2058	IECR	Interrupt Enable Clear Register
0272 205C	IECRH	Interrupt Enable Clear Register High
0272 2060	IESR	Interrupt Enable Set Register
0272 2064	IESRH	Interrupt Enable Set Register High
0272 2068	IPR	Interrupt Pending Register
0272 206C	IPRH	Interrupt Pending Register High
0272 2070	ICR	Interrupt Clear Register
0272 2074	ICRH	Interrupt Clear Register High
0272 2078	IEVAL	Interrupt Evaluate Register

ADVANCE INFORMATION

Table 7-16 EDMA3 Channel Controller 1 Registers (Part 8 of 14)

Hex Address	Acronym	Register Name
0272 207C	-	Reserved
0272 2080	QER	QDMA Event Register
0272 2084	QEER	QDMA Event Enable Register
0272 2088	QEECR	QDMA Event Enable Clear Register
0272 208C	QEESR	QDMA Event Enable Set Register
0272 2090	QSER	QDMA Secondary Event Register
0272 2094	QSECR	QDMA Secondary Event Clear Register
0272 2098 - 0272 21FF	-	Reserved
Shadow Region 1 Channel Registers		
0272 2200	ER	Event Register
0272 2204	ERH	Event Register High
0272 2208	ECR	Event Clear Register
0272 220C	ECRH	Event Clear Register High
0272 2210	ESR	Event Set Register
0272 2214	ESRH	Event Set Register High
0272 2218	CER	Chained Event Register
0272 221C	CERH	Chained Event Register High
0272 2220	EER	Event Enable Register
0272 2224	EERH	Event Enable Register High
0272 2228	EECR	Event Enable Clear Register
0272 222C	EECRH	Event Enable Clear Register High
0272 2230	EESR	Event Enable Set Register
0272 2234	EESRH	Event Enable Set Register High
0272 2238	SER	Secondary Event Register
0272 223C	SERH	Secondary Event Register High
0272 2240	SECR	Secondary Event Clear Register
0272 2244	SECRH	Secondary Event Clear Register High
0272 2248 - 0272 224C	-	Reserved
0272 2250	IER	Interrupt Enable Register
0272 2254	IERH	Interrupt Enable Register High
0272 2258	IECR	Interrupt Enable Clear Register
0272 225C	IECRH	Interrupt Enable Clear Register High
0272 2260	IESR	Interrupt Enable Set Register
0272 2264	IESRH	Interrupt Enable Set Register High
0272 2268	IPR	Interrupt Pending Register
0272 226C	IPRH	Interrupt Pending Register High
0272 2270	ICR	Interrupt Clear Register
0272 2274	ICRH	Interrupt Clear Register High
0272 2278	IEVAL	Interrupt Evaluate Register
0272 227C	-	Reserved
0272 2280	QER	QDMA Event Register
0272 2284	QEER	QDMA Event Enable Register
0272 2288	QEECR	QDMA Event Enable Clear Register
0272 228C	QEESR	QDMA Event Enable Set Register

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-16 EDMA3 Channel Controller 1 Registers (Part 9 of 14)

Hex Address	Acronym	Register Name
0272 2290	QSER	QDMA Secondary Event Register
0272 2294	QSECR	QDMA Secondary Event Clear Register
0272 2298 - 0272 23FF	-	Reserved
Shadow Region 2 Channel Registers		
0272 2400	ER	Event Register
0272 2404	ERH	Event Register High
0272 2408	ECR	Event Clear Register
0272 240C	ECRH	Event Clear Register High
0272 2410	ESR	Event Set Register
0272 2414	ESRH	Event Set Register High
0272 2418	CER	Chained Event Register
0272 241C	CERH	Chained Event Register High
0272 2420	EER	Event Enable Register
0272 2424	EERH	Event Enable Register High
0272 2428	EECR	Event Enable Clear Register
0272 242C	EECRH	Event Enable Clear Register High
0272 2430	EESR	Event Enable Set Register
0272 2434	EESRH	Event Enable Set Register High
0272 2438	SER	Secondary Event Register
0272 243C	SERH	Secondary Event Register High
0272 2440	SECR	Secondary Event Clear Register
0272 2444	SECRH	Secondary Event Clear Register High
0272 2448 - 0272 244C	-	Reserved
0272 2450	IER	Interrupt Enable Register
0272 2454	IERH	Interrupt Enable Register High
0272 2458	IECR	Interrupt Enable Clear Register
0272 245C	IECRH	Interrupt Enable Clear Register High
0272 2460	IESR	Interrupt Enable Set Register
0272 2464	IESRH	Interrupt Enable Set Register High
0272 2468	IPR	Interrupt Pending Register
0272 246C	IPRH	Interrupt Pending Register High
0272 2470	ICR	Interrupt Clear Register
0272 2474	ICRH	Interrupt Clear Register High
0272 2478	IEVAL	Interrupt Evaluate Register
0272 247C	-	Reserved
0272 2480	QER	QDMA Event Register
0272 2484	QEER	QDMA Event Enable Register
0272 2488	QEECR	QDMA Event Enable Clear Register
0272 248C	QEESR	QDMA Event Enable Set Register
0272 2490	QSER	QDMA Secondary Event Register
0272 2494	QSECR	QDMA Secondary Event Clear Register
0272 2498 - 0272 25FF	-	Reserved
Shadow Region 3 Channel Registers		
0272 2600	ER	Event Register

ADVANCE INFORMATION

Table 7-16 EDMA3 Channel Controller 1 Registers (Part 10 of 14)

Hex Address	Acronym	Register Name
0272 2604	ERH	Event Register High
0272 2608	ECR	Event Clear Register
0272 260C	ECRH	Event Clear Register High
0272 2610	ESR	Event Set Register
0272 2614	ESRH	Event Set Register High
0272 2618	CER	Chained Event Register
0272 261C	CERH	Chained Event Register High
0272 2620	EER	Event Enable Register
0272 2624	EERH	Event Enable Register High
0272 2628	ECCR	Event Enable Clear Register
0272 262C	EECRH	Event Enable Clear Register High
0272 2630	EESR	Event Enable Set Register
0272 2634	EESRH	Event Enable Set Register High
0272 2638	SER	Secondary Event Register
0272 263C	SERH	Secondary Event Register High
0272 2640	SECR	Secondary Event Clear Register
0272 2644	SECRH	Secondary Event Clear Register High
0272 2648 - 0272 264C	-	Reserved
0272 2650	IER	Interrupt Enable Register
0272 2654	IERH	Interrupt Enable Register High
0272 2658	IECR	Interrupt Enable Clear Register
0272 265C	IECRH	Interrupt Enable Clear Register High
0272 2660	IESR	Interrupt Enable Set Register
0272 2664	IESRH	Interrupt Enable Set Register High
0272 2668	IPR	Interrupt Pending Register
0272 266C	IPRH	Interrupt Pending Register High
0272 2670	ICR	Interrupt Clear Register
0272 2674	ICRH	Interrupt Clear Register High
0272 2678	IEVAL	Interrupt Evaluate Register
0272 267C	-	Reserved
0272 2680	QER	QDMA Event Register
0272 2684	QEER	QDMA Event Enable Register
0272 2688	QECCR	QDMA Event Enable Clear Register
0272 268C	QEESR	QDMA Event Enable Set Register
0272 2690	QSER	QDMA Secondary Event Register
0272 2694	QSECR	QDMA Secondary Event Clear Register
0272 2698 - 0272 27FF	-	Reserved
Shadow Region 4 Channel Registers		
0272 2800	ER	Event Register
0272 2804	ERH	Event Register High
0272 2808	ECR	Event Clear Register
0272 280C	ECRH	Event Clear Register High
0272 2810	ESR	Event Set Register
0272 2814	ESRH	Event Set Register High

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-16 EDMA3 Channel Controller 1 Registers (Part 11 of 14)

Hex Address	Acronym	Register Name
0272 2818	CER	Chained Event Register
0272 281C	CERH	Chained Event Register High
0272 2820	EER	Event Enable Register
0272 2824	EERH	Event Enable Register High
0272 2828	EECR	Event Enable Clear Register
0272 282C	EECRH	Event Enable Clear Register High
0272 2830	EESR	Event Enable Set Register
0272 2834	EESRH	Event Enable Set Register High
0272 2838	SER	Secondary Event Register
0272 283C	SERH	Secondary Event Register High
0272 2840	SECR	Secondary Event Clear Register
0272 2844	SECRH	Secondary Event Clear Register High
0272 2848 - 0272 284C	-	Reserved
0272 2850	IER	Interrupt Enable Register
0272 2854	IERH	Interrupt Enable Register High
0272 2858	IECR	Interrupt Enable Clear Register
0272 285C	IECRH	Interrupt Enable Clear Register High
0272 2860	IESR	Interrupt Enable Set Register
0272 2864	IESRH	Interrupt Enable Set Register High
0272 2868	IPR	Interrupt Pending Register
0272 286C	IPRH	Interrupt Pending Register High
0272 2870	ICR	Interrupt Clear Register
0272 2874	ICRH	Interrupt Clear Register High
0272 2878	IEVAL	Interrupt Evaluate Register
0272 287C	-	Reserved
0272 2880	QER	QDMA Event Register
0272 2884	QEER	QDMA Event Enable Register
0272 2888	QEECR	QDMA Event Enable Clear Register
0272 288C	QEESR	QDMA Event Enable Set Register
0272 2890	QSER	QDMA Secondary Event Register
0272 2894	QSECR	QDMA Secondary Event Clear Register
0272 2898 - 0272 29FF	-	Reserved
Shadow Region 5 Channel Registers		
0272 2A00	ER	Event Register
0272 2A04	ERH	Event Register High
0272 2A08	ECR	Event Clear Register
0272 2A0C	ECRH	Event Clear Register High
0272 2A10	ESR	Event Set Register
0272 2A14	ESRH	Event Set Register High
0272 2A18	CER	Chained Event Register
0272 2A1C	CERH	Chained Event Register High
0272 2A20	EER	Event Enable Register
0272 2A24	EERH	Event Enable Register High
0272 2A28	EECR	Event Enable Clear Register

ADVANCE INFORMATION

Table 7-16 EDMA3 Channel Controller 1 Registers (Part 12 of 14)

Hex Address	Acronym	Register Name
0272 2A2C	EECRH	Event Enable Clear Register High
0272 2A30	EESR	Event Enable Set Register
0272 2A34	EESRH	Event Enable Set Register High
0272 2A38	SER	Secondary Event Register
0272 2A3C	SERH	Secondary Event Register High
0272 2A40	SECR	Secondary Event Clear Register
0272 2A44	SECRH	Secondary Event Clear Register High
0272 2A48 - 0272 2A4C	-	Reserved
0272 2A50	IER	Interrupt Enable Register
0272 2A54	IERH	Interrupt Enable Register High
0272 2A58	IECR	Interrupt Enable Clear Register
0272 2A5C	IECRH	Interrupt Enable Clear Register High
0272 2A60	IESR	Interrupt Enable Set Register
0272 2A64	IESRH	Interrupt Enable Set Register High
0272 2A68	IPR	Interrupt Pending Register
0272 2A6C	IPRH	Interrupt Pending Register High
0272 2A70	ICR	Interrupt Clear Register
0272 2A74	ICRH	Interrupt Clear Register High
0272 2A78	IEVAL	Interrupt Evaluate Register
0272 2A7C	-	Reserved
0272 2A80	QER	QDMA Event Register
0272 2A84	QEER	QDMA Event Enable Register
0272 2A88	QEECR	QDMA Event Enable Clear Register
0272 2A8C	QEESR	QDMA Event Enable Set Register
0272 2A90	QSER	QDMA Secondary Event Register
0272 2A94	QSECR	QDMA Secondary Event Clear Register
0272 2A98 - 0272 2BFF	-	Reserved
Shadow Region 6 Channel Registers		
0272 2C00	ER	Event Register
0272 2C04	ERH	Event Register High
0272 2C08	ECR	Event Clear Register
0272 2C0C	ECRH	Event Clear Register High
0272 2C10	ESR	Event Set Register
0272 2C14	ESRH	Event Set Register High
0272 2C18	CER	Chained Event Register
0272 2C1C	CERH	Chained Event Register High
0272 2C20	EER	Event Enable Register
0272 2C24	EERH	Event Enable Register High
0272 2C28	EECR	Event Enable Clear Register
0272 2C2C	EECRH	Event Enable Clear Register High
0272 2C30	EESR	Event Enable Set Register
0272 2C34	EESRH	Event Enable Set Register High
0272 2C38	SER	Secondary Event Register
0272 2C3C	SERH	Secondary Event Register High

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-16 EDMA3 Channel Controller 1 Registers (Part 13 of 14)

Hex Address	Acronym	Register Name
0272 2C40	SECR	Secondary Event Clear Register
0272 2C44	SECRH	Secondary Event Clear Register High
0272 2C48 - 0272 2C4C	-	Reserved
0272 2C50	IER	Interrupt Enable Register
0272 2C54	IERH	Interrupt Enable Register High
0272 2C58	IECR	Interrupt Enable Clear Register
0272 2C5C	IECRH	Interrupt Enable Clear Register High
0272 2C60	IESR	Interrupt Enable Set Register
0272 2C64	IESRH	Interrupt Enable Set Register High
0272 2C68	IPR	Interrupt Pending Register
0272 2C6C	IPRH	Interrupt Pending Register High
0272 2C70	ICR	Interrupt Clear Register
0272 2C74	ICRH	Interrupt Clear Register High
0272 2C78	IEVAL	Interrupt Evaluate Register
0272 2C7C	-	Reserved
0272 2C80	QER	QDMA Event Register
0272 2C84	QEER	QDMA Event Enable Register
0272 2C88	QEECR	QDMA Event Enable Clear Register
0272 2C8C	QEESR	QDMA Event Enable Set Register
0272 2C90	QSER	QDMA Secondary Event Register
0272 2C94	QSECR	QDMA Secondary Event Clear Register
0272 2C98 - 0272 2DFF	-	Reserved
Shadow Region 7 Channel Registers		
0272 2E00	ER	Event Register
0272 2E04	ERH	Event Register High
0272 2E08	ECR	Event Clear Register
0272 2E0C	ECRH	Event Clear Register High
0272 2E10	ESR	Event Set Register
0272 2E14	ESRH	Event Set Register High
0272 2E18	CER	Chained Event Register
0272 2E1C	CERH	Chained Event Register High
0272 2E20	EER	Event Enable Register
0272 2E24	EERH	Event Enable Register High
0272 2E28	EECR	Event Enable Clear Register
0272 2E2C	EECRH	Event Enable Clear Register High
0272 2E30	EESR	Event Enable Set Register
0272 2E34	EESRH	Event Enable Set Register High
0272 2E38	SER	Secondary Event Register
0272 2E3C	SERH	Secondary Event Register High
0272 2E40	SECR	Secondary Event Clear Register
0272 2E44	SECRH	Secondary Event Clear Register High
0272 2E48 - 0272 2E4C	-	Reserved
0272 2E50	IER	Interrupt Enable Register
0272 2E54	IERH	Interrupt Enable Register High

ADVANCE INFORMATION

Table 7-16 EDMA3 Channel Controller 1 Registers (Part 14 of 14)

Hex Address	Acronym	Register Name
0272 2E58	IECR	Interrupt Enable Clear Register
0272 2E5C	IECRH	Interrupt Enable Clear Register High
0272 2E60	IESR	Interrupt Enable Set Register
0272 2E64	IESRH	Interrupt Enable Set Register High
0272 2E68	IPR	Interrupt Pending Register
0272 2E6C	IPRH	Interrupt Pending Register High
0272 2E70	ICR	Interrupt Clear Register
0272 2E74	ICRH	Interrupt Clear Register High
0272 2E78	IEVAL	Interrupt Evaluate Register
0272 2E7C	-	Reserved
0272 2E80	QER	QDMA Event Register
0272 2E84	QEER	QDMA Event Enable Register
0272 2E88	QEECR	QDMA Event Enable Clear Register
0272 2E8C	QEESR	QDMA Event Enable Set Register
0272 2E90	QSER	QDMA Secondary Event Register
0272 2E94	QSECR	QDMA Secondary Event Clear Register
0272 2E98 - 0272 2FFF	-	Reserved
End of Table 7-16		

Table 7-17 EDMA3 Channel Controller 2 Registers (Part 1 of 14)

Hex Address	Acronym	Register Name
0274 0000	PID	Peripheral ID Register
0274 0004	CCCFG	EDMA3CC Configuration Register
0274 0008 - 0274 00FC	-	Reserved
0274 0100	DCHMAP0	DMA Channel 0 Mapping Register
0274 0104	DCHMAP1	DMA Channel 1 Mapping Register
0274 0108	DCHMAP2	DMA Channel 2 Mapping Register
0274 010C	DCHMAP3	DMA Channel 3 Mapping Register
0274 0110	DCHMAP4	DMA Channel 4 Mapping Register
0274 0114	DCHMAP5	DMA Channel 5 Mapping Register
0274 0118	DCHMAP6	DMA Channel 6 Mapping Register
0274 011C	DCHMAP7	DMA Channel 7 Mapping Register
0274 0120	DCHMAP8	DMA Channel 8 Mapping Register
0274 0124	DCHMAP9	DMA Channel 9 Mapping Register
0274 0128	DCHMAP10	DMA Channel 10 Mapping Register
0274 012C	DCHMAP11	DMA Channel 11 Mapping Register
0274 0130	DCHMAP12	DMA Channel 12 Mapping Register
0274 0134	DCHMAP13	DMA Channel 13 Mapping Register
0274 0138	DCHMAP14	DMA Channel 14 Mapping Register
0274 013C	DCHMAP15	DMA Channel 15 Mapping Register
0274 0140	DCHMAP16	DMA Channel 16 Mapping Register
0274 0144	DCHMAP17	DMA Channel 17 Mapping Register
0274 0148	DCHMAP18	DMA Channel 18 Mapping Register

Table 7-17 EDMA3 Channel Controller 2 Registers (Part 2 of 14)

Hex Address	Acronym	Register Name
0274 014C	DCHMAP19	DMA Channel 19 Mapping Register
0274 0150	DCHMAP20	DMA Channel 20 Mapping Register
0274 0154	DCHMAP21	DMA Channel 21 Mapping Register
0274 0158	DCHMAP22	DMA Channel 22 Mapping Register
0274 015C	DCHMAP23	DMA Channel 23 Mapping Register
0274 0160	DCHMAP24	DMA Channel 24 Mapping Register
0274 0164	DCHMAP25	DMA Channel 25 Mapping Register
0274 0168	DCHMAP26	DMA Channel 26 Mapping Register
0274 016C	DCHMAP27	DMA Channel 27 Mapping Register
0274 0170	DCHMAP28	DMA Channel 28 Mapping Register
0274 0174	DCHMAP29	DMA Channel 29 Mapping Register
0274 0178	DCHMAP30	DMA Channel 30 Mapping Register
0274 017C	DCHMAP31	DMA Channel 31 Mapping Register
0274 0180	DCHMAP32	DMA Channel 32 Mapping Register
0274 0184	DCHMAP33	DMA Channel 33 Mapping Register
0274 0188	DCHMAP34	DMA Channel 34 Mapping Register
0274 018C	DCHMAP35	DMA Channel 35 Mapping Register
0274 0190	DCHMAP36	DMA Channel 36 Mapping Register
0274 0194	DCHMAP37	DMA Channel 37 Mapping Register
0274 0198	DCHMAP38	DMA Channel 38 Mapping Register
0274 019C	DCHMAP39	DMA Channel 39 Mapping Register
0274 01A0	DCHMAP40	DMA Channel 40 Mapping Register
0274 01A4	DCHMAP41	DMA Channel 41 Mapping Register
0274 01A8	DCHMAP42	DMA Channel 42 Mapping Register
0274 01AC	DCHMAP43	DMA Channel 43 Mapping Register
0274 01B0	DCHMAP44	DMA Channel 44 Mapping Register
0274 01B4	DCHMAP45	DMA Channel 45 Mapping Register
0274 01B8	DCHMAP46	DMA Channel 46 Mapping Register
0274 01BC	DCHMAP47	DMA Channel 47 Mapping Register
0274 01C0	DCHMAP48	DMA Channel 48 Mapping Register
0274 01C4	DCHMAP49	DMA Channel 49 Mapping Register
0274 01C8	DCHMAP50	DMA Channel 50 Mapping Register
0274 01CC	DCHMAP51	DMA Channel 51 Mapping Register
0274 01D0	DCHMAP52	DMA Channel 52 Mapping Register
0274 01D4	DCHMAP53	DMA Channel 53 Mapping Register
0274 01D8	DCHMAP54	DMA Channel 54 Mapping Register
0274 01DC	DCHMAP55	DMA Channel 55 Mapping Register
0274 01E0	DCHMAP56	DMA Channel 56 Mapping Register
0274 01E4	DCHMAP57	DMA Channel 57 Mapping Register
0274 01E8	DCHMAP58	DMA Channel 58 Mapping Register
0274 01EC	DCHMAP59	DMA Channel 59 Mapping Register
0274 01F0	DCHMAP60	DMA Channel 60 Mapping Register
0274 01F4	DCHMAP61	DMA Channel 61 Mapping Register
0274 01F8	DCHMAP62	DMA Channel 62 Mapping Register

Table 7-17 EDMA3 Channel Controller 2 Registers (Part 3 of 14)

Hex Address	Acronym	Register Name
0274 01FC	DCHMAP63	DMA Channel 63 Mapping Register
0274 0200	QCHMAP0	QDMA Channel 0 Mapping Register
0274 0204	QCHMAP1	QDMA Channel 1 Mapping Register
0274 0208	QCHMAP2	QDMA Channel 2 Mapping Register
0274 020C	QCHMAP3	QDMA Channel 3 Mapping Register
0274 0210	QCHMAP4	QDMA Channel 4 Mapping Register
0274 0214	QCHMAP5	QDMA Channel 5 Mapping Register
0274 0218	QCHMAP6	QDMA Channel 6 Mapping Register
0274 021C	QCHMAP7	QDMA Channel 7 Mapping Register
0274 0220 - 0274 023C	-	Reserved
0274 0240	DMAQNUM0	DMA Queue Number Register 0
0274 0244	DMAQNUM1	DMA Queue Number Register 1
0274 0248	DMAQNUM2	DMA Queue Number Register 2
0274 024C	DMAQNUM3	DMA Queue Number Register 3
0274 0250	DMAQNUM4	DMA Queue Number Register 4
0274 0254	DMAQNUM5	DMA Queue Number Register 5
0274 0258	DMAQNUM6	DMA Queue Number Register 6
0274 025C	DMAQNUM7	DMA Queue Number Register 7
0274 0260	QDMAQNUM	QDMA Queue Number Register
0274 0264 - 0274 027C	-	Reserved
0274 0280	QUETCMAP	Queue to TC Mapping Register
0274 0284	QUEPRI	Queue Priority Register
0274 0288 - 0274 02FC	-	Reserved
0274 0300	EMR	Event Missed Register
0274 0304	EMRH	Event Missed Register High
0274 0308	EMCR	Event Missed Clear Register
0274 030C	EMCRH	Event Missed Clear Register High
0274 0310	QEMR	QDMA Event Missed Register
0274 0314	QEMCR	QDMA Event Missed Clear Register
0274 0318	CCERR	EDMA3CC Error Register
0274 031C	CCERRCLR	EDMA3CC Error Clear Register
0274 0320	EEVAL	Error Evaluate Register
0274 0324 - 0274 033C	-	Reserved
0274 0340	DRAE0	DMA Region Access Enable Register for Region 0
0274 0344	DRAEH0	DMA Region Access Enable Register High for Region 0
0274 0348	DRAE1	DMA Region Access Enable Register for Region 1
0274 034C	DRAEH1	DMA Region Access Enable Register High for Region 1
0274 0350	DRAE2	DMA Region Access Enable Register for Region 2
0274 0354	DRAEH2	DMA Region Access Enable Register High for Region 2
0274 0358	DRAE3	DMA Region Access Enable Register for Region 3
0274 035C	DRAEH3	DMA Region Access Enable Register High for Region 3
0274 0360	DRAE4	DMA Region Access Enable Register for Region 4
0274 0364	DRAEH4	DMA Region Access Enable Register High for Region 4
0274 0368	DRAE5	DMA Region Access Enable Register for Region 5

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-17 EDMA3 Channel Controller 2 Registers (Part 4 of 14)

Hex Address	Acronym	Register Name
0274 036C	DRAEH5	DMA Region Access Enable Register High for Region 5
0274 0370	DRAE6	DMA Region Access Enable Register for Region 6
0274 0374	DRAEH6	DMA Region Access Enable Register High for Region 6
0274 0378	DRAE7	DMA Region Access Enable Register for Region 7
0274 037C	DRAEH7	DMA Region Access Enable Register High for Region 7
0274 0380	QRAE0	QDMA Region Access Enable Register for Region 0
0274 0384	QRAE1	QDMA Region Access Enable Register for Region 1
0274 0388	QRAE2	QDMA Region Access Enable Register for Region 2
0274 038C	QRAE3	QDMA Region Access Enable Register for Region 3
0274 0390	QRAE4	QDMA Region Access Enable Register for Region 4
0274 0394	QRAE5	QDMA Region Access Enable Register for Region 5
0274 0398	QRAE6	QDMA Region Access Enable Register for Region 6
0274 039C	QRAE7	QDMA Region Access Enable Register for Region 7
0274 0400	Q0E0	Event Queue 0 Entry Register 0
0274 0404	Q0E1	Event Queue 0 Entry Register 1
0274 0408	Q0E2	Event Queue 0 Entry Register 2
0274 040C	Q0E3	Event Queue 0 Entry Register 3
0274 0410	Q0E4	Event Queue 0 Entry Register 4
0274 0414	Q0E5	Event Queue 0 Entry Register 5
0274 0418	Q0E6	Event Queue 0 Entry Register 6
0274 041C	Q0E7	Event Queue 0 Entry Register 7
0274 0420	Q0E8	Event Queue 0 Entry Register 8
0274 0424	Q0E9	Event Queue 0 Entry Register 9
0274 0428	Q0E10	Event Queue 0 Entry Register 10
0274 042C	Q0E11	Event Queue 0 Entry Register 11
0274 0430	Q0E12	Event Queue 0 Entry Register 12
0274 0434	Q0E13	Event Queue 0 Entry Register 13
0274 0438	Q0E14	Event Queue 0 Entry Register 14
0274 043C	Q0E15	Event Queue 0 Entry Register 15
0274 0440	Q1E0	Event Queue 1 Entry Register 0
0274 0444	Q1E1	Event Queue 1 Entry Register 1
0274 0448	Q1E2	Event Queue 1 Entry Register 2
0274 044C	Q1E3	Event Queue 1 Entry Register 3
0274 0450	Q1E4	Event Queue 1 Entry Register 4
0274 0454	Q1E5	Event Queue 1 Entry Register 5
0274 0458	Q1E6	Event Queue 1 Entry Register 6
0274 045C	Q1E7	Event Queue 1 Entry Register 7
0274 0460	Q1E8	Event Queue 1 Entry Register 8
0274 0464	Q1E9	Event Queue 1 Entry Register 9
0274 0468	Q1E10	Event Queue 1 Entry Register 10
0274 046C	Q1E11	Event Queue 1 Entry Register 11
0274 0470	Q1E12	Event Queue 1 Entry Register 12
0274 0474	Q1E13	Event Queue 1 Entry Register 13
0274 0478	Q1E14	Event Queue 1 Entry Register 14

ADVANCE INFORMATION

Table 7-17 EDMA3 Channel Controller 2 Registers (Part 5 of 14)

Hex Address	Acronym	Register Name
0274 047C	Q1E15	Event Queue 1 Entry Register 15
0274 0480	Q2E0	Event Queue 2 Entry Register 0
0274 0484	Q2E1	Event Queue 2 Entry Register 1
0274 0488	Q2E2	Event Queue 2 Entry Register 2
0274 048C	Q2E3	Event Queue 2 Entry Register 3
0274 0490	Q2E4	Event Queue 2 Entry Register 4
0274 0494	Q2E5	Event Queue 2 Entry Register 5
0274 0498	Q2E6	Event Queue 2 Entry Register 6
0274 049C	Q2E7	Event Queue 2 Entry Register 7
0274 04A0	Q2E8	Event Queue 2 Entry Register 8
0274 04A4	Q2E9	Event Queue 2 Entry Register 9
0274 04A8	Q2E10	Event Queue 2 Entry Register 10
0274 04AC	Q2E11	Event Queue 2 Entry Register 11
0274 04B0	Q2E12	Event Queue 2 Entry Register 12
0274 04B4	Q2E13	Event Queue 2 Entry Register 13
0274 04B8	Q2E14	Event Queue 2 Entry Register 14
0274 04BC	Q2E15	Event Queue 2 Entry Register 15
0274 04C0	Q3E0	Event Queue 3 Entry Register 0
0274 04C4	Q3E1	Event Queue 3 Entry Register 1
0274 04C8	Q3E2	Event Queue 3 Entry Register 2
0274 04CC	Q3E3	Event Queue 3 Entry Register 3
0274 04D0	Q3E4	Event Queue 3 Entry Register 4
0274 04D4	Q3E5	Event Queue 3 Entry Register 5
0274 04D8	Q3E6	Event Queue 3 Entry Register 6
0274 04DC	Q3E7	Event Queue 3 Entry Register 7
0274 04E0	Q3E8	Event Queue 3 Entry Register 8
0274 04E4	Q3E9	Event Queue 3 Entry Register 9
0274 04E8	Q3E10	Event Queue 3 Entry Register 10
0274 04EC	Q3E11	Event Queue 3 Entry Register 11
0274 04F0	Q3E12	Event Queue 3 Entry Register 12
0274 04F4	Q3E13	Event Queue 3 Entry Register 13
0274 04F8	Q3E14	Event Queue 3 Entry Register 14
0274 04FC	Q3E15	Event Queue 3 Entry Register 15
0274 0500 - 0274 05FC	-	Reserved
0274 0600	QSTAT0	Queue Status Register 0
0274 0604	QSTAT1	Queue Status Register 1
0274 0608	QSTAT2	Queue Status Register 2
0274 060C	QSTAT3	Queue Status Register 3
0274 0610 - 0274 061C	-	Reserved
0274 0620	QWMTHRA	Queue Watermark Threshold A Register
0274 0624	QWMTHRB	Queue Watermark Threshold B Register
0274 0628 - 0274 063C	-	Reserved
0274 0640	CCSTAT	EDMA3CC Status Register
0274 0644 - 0274 06FC	-	Reserved

Table 7-17 EDMA3 Channel Controller 2 Registers (Part 6 of 14)

Hex Address	Acronym	Register Name
0274 0700 - 0274 07FC	-	Reserved
0274 0800	MPFAR	Memory Protection Fault Address Register
0274 0804	MPFSR	Memory Protection Fault Status Register
0274 0808	MPFCR	Memory Protection Fault Command Register
0274 080C	MPPAG	Memory Protection Page Attribute Register G
0274 0810	MPPA0	Memory Protection Page Attribute Register 0
0274 0814	MPPA1	Memory Protection Page Attribute Register 1
0274 0818	MPPA2	Memory Protection Page Attribute Register 2
0274 081C	MPPA3	Memory Protection Page Attribute Register 3
0274 0820	MPPA4	Memory Protection Page Attribute Register 4
0274 0824	MPPA5	Memory Protection Page Attribute Register 5
0274 0828	MPPA6	Memory Protection Page Attribute Register 6
0274 082C	MPPA7	Memory Protection Page Attribute Register 7
0274 082C - 0274 0FFC	-	Reserved
0274 1000	ER	Event Register
0274 1004	ERH	Event Register High
0274 1008	ECR	Event Clear Register
0274 100C	ECRH	Event Clear Register High
0274 1010	ESR	Event Set Register
0274 1014	ESRH	Event Set Register High
0274 1018	CER	Chained Event Register
0274 101C	CERH	Chained Event Register High
0274 1020	EER	Event Enable Register
0274 1024	EERH	Event Enable Register High
0274 1028	EECR	Event Enable Clear Register
0274 102C	EECRH	Event Enable Clear Register High
0274 1030	EESR	Event Enable Set Register
0274 1034	EESRH	Event Enable Set Register High
0274 1038	SER	Secondary Event Register
0274 103C	SERH	Secondary Event Register High
0274 1040	SECR	Secondary Event Clear Register
0274 1044	SECRH	Secondary Event Clear Register High
0274 1048 - 0274 104C	-	Reserved
0274 1050	IER	Interrupt Enable Register
0274 1054	IERH	Interrupt Enable High Register
0274 1058	IECR	Interrupt Enable Clear Register
0274 105C	IECRH	Interrupt Enable Clear High Register
0274 1060	IESR	Interrupt Enable Set Register
0274 1064	IESRH	Interrupt Enable Set High Register
0274 1068	IPR	Interrupt Pending Register
0274 106C	IPRH	Interrupt Pending High Register
0274 1070	ICR	Interrupt Clear Register
0274 1074	ICRH	Interrupt Clear High Register
0274 1078	IEVAL	Interrupt Evaluate Register

Table 7-17 EDMA3 Channel Controller 2 Registers (Part 7 of 14)

Hex Address	Acronym	Register Name
0274 107C	-	Reserved
0274 1080	QER	QDMA Event Register
0274 1084	QEER	QDMA Event Enable Register
0274 1088	QEECR	QDMA Event Enable Clear Register
0274 108C	QEESR	QDMA Event Enable Set Register
0274 1090	QSER	QDMA Secondary Event Register
0274 1094	QSECR	QDMA Secondary Event Clear Register
0274 1098 - 0274 1FFF	-	Reserved
Shadow Region 0 Channel Registers		
0274 2000	ER	Event Register
0274 2004	ERH	Event Register High
0274 2008	ECR	Event Clear Register
0274 200C	ECRH	Event Clear Register High
0274 2010	ESR	Event Set Register
0274 2014	ESRH	Event Set Register High
0274 2018	CER	Chained Event Register
0274 201C	CERH	Chained Event Register High
0274 2020	EER	Event Enable Register
0274 2024	EERH	Event Enable Register High
0274 2028	EECR	Event Enable Clear Register
0274 202C	EECRH	Event Enable Clear Register High
0274 2030	EESR	Event Enable Set Register
0274 2034	EESRH	Event Enable Set Register High
0274 2038	SER	Secondary Event Register
0274 203C	SERH	Secondary Event Register High
0274 2040	SECR	Secondary Event Clear Register
0274 2044	SECRH	Secondary Event Clear Register High
0274 2048 - 0274 204C	-	Reserved
0274 2050	IER	Interrupt Enable Register
0274 2054	IERH	Interrupt Enable Register High
0274 2058	IECR	Interrupt Enable Clear Register
0274 205C	IECRH	Interrupt Enable Clear Register High
0274 2060	IESR	Interrupt Enable Set Register
0274 2064	IESRH	Interrupt Enable Set Register High
0274 2068	IPR	Interrupt Pending Register
0274 206C	IPRH	Interrupt Pending Register High
0274 2070	ICR	Interrupt Clear Register
0274 2074	ICRH	Interrupt Clear Register High
0274 2078	IEVAL	Interrupt Evaluate Register
0274 207C	-	Reserved
0274 2080	QER	QDMA Event Register
0274 2084	QEER	QDMA Event Enable Register
0274 2088	QEECR	QDMA Event Enable Clear Register
0274 208C	QEESR	QDMA Event Enable Set Register

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-17 EDMA3 Channel Controller 2 Registers (Part 8 of 14)

Hex Address	Acronym	Register Name
0274 2090	QSER	QDMA Secondary Event Register
0274 2094	QSECR	QDMA Secondary Event Clear Register
0274 2098 - 0274 21FF	-	Reserved
Shadow Region 1 Channel Registers		
0274 2200	ER	Event Register
0274 2204	ERH	Event Register High
0274 2208	ECR	Event Clear Register
0274 220C	ECRH	Event Clear Register High
0274 2210	ESR	Event Set Register
0274 2214	ESRH	Event Set Register High
0274 2218	CER	Chained Event Register
0274 221C	CERH	Chained Event Register High
0274 2220	EER	Event Enable Register
0274 2224	EERH	Event Enable Register High
0274 2228	EECR	Event Enable Clear Register
0274 222C	EECRH	Event Enable Clear Register High
0274 2230	EESR	Event Enable Set Register
0274 2234	EESRH	Event Enable Set Register High
0274 2238	SER	Secondary Event Register
0274 223C	SERH	Secondary Event Register High
0274 2240	SECR	Secondary Event Clear Register
0274 2244	SECRH	Secondary Event Clear Register High
0274 2248 - 0274 224C	-	Reserved
0274 2250	IER	Interrupt Enable Register
0274 2254	IERH	Interrupt Enable Register High
0274 2258	IECR	Interrupt Enable Clear Register
0274 225C	IECRH	Interrupt Enable Clear Register High
0274 2260	IESR	Interrupt Enable Set Register
0274 2264	IESRH	Interrupt Enable Set Register High
0274 2268	IPR	Interrupt Pending Register
0274 226C	IPRH	Interrupt Pending Register High
0274 2270	ICR	Interrupt Clear Register
0274 2274	ICRH	Interrupt Clear Register High
0274 2278	IEVAL	Interrupt Evaluate Register
0274 227C	-	Reserved
0274 2280	QER	QDMA Event Register
0274 2284	QEER	QDMA Event Enable Register
0274 2288	QEECR	QDMA Event Enable Clear Register
0274 228C	QEESR	QDMA Event Enable Set Register
0274 2290	QSER	QDMA Secondary Event Register
0274 2294	QSECR	QDMA Secondary Event Clear Register
0274 2298 - 0274 23FF	-	Reserved
Shadow Region 2 Channel Registers		
0274 2400	ER	Event Register

ADVANCE INFORMATION

Table 7-17 EDMA3 Channel Controller 2 Registers (Part 9 of 14)

Hex Address	Acronym	Register Name
0274 2404	ERH	Event Register High
0274 2408	ECR	Event Clear Register
0274 240C	ECRH	Event Clear Register High
0274 2410	ESR	Event Set Register
0274 2414	ESRH	Event Set Register High
0274 2418	CER	Chained Event Register
0274 241C	CERH	Chained Event Register High
0274 2420	EER	Event Enable Register
0274 2424	EERH	Event Enable Register High
0274 2428	ECCR	Event Enable Clear Register
0274 242C	EECRH	Event Enable Clear Register High
0274 2430	EESR	Event Enable Set Register
0274 2434	EESRH	Event Enable Set Register High
0274 2438	SER	Secondary Event Register
0274 243C	SERH	Secondary Event Register High
0274 2440	SECR	Secondary Event Clear Register
0274 2444	SECRH	Secondary Event Clear Register High
0274 2448 - 0274 244C	-	Reserved
0274 2450	IER	Interrupt Enable Register
0274 2454	IERH	Interrupt Enable Register High
0274 2458	IECR	Interrupt Enable Clear Register
0274 245C	IECRH	Interrupt Enable Clear Register High
0274 2460	IESR	Interrupt Enable Set Register
0274 2464	IESRH	Interrupt Enable Set Register High
0274 2468	IPR	Interrupt Pending Register
0274 246C	IPRH	Interrupt Pending Register High
0274 2470	ICR	Interrupt Clear Register
0274 2474	ICRH	Interrupt Clear Register High
0274 2478	IEVAL	Interrupt Evaluate Register
0274 247C	-	Reserved
0274 2480	QER	QDMA Event Register
0274 2484	QEER	QDMA Event Enable Register
0274 2488	QECCR	QDMA Event Enable Clear Register
0274 248C	QEESR	QDMA Event Enable Set Register
0274 2490	QSER	QDMA Secondary Event Register
0274 2494	QSECR	QDMA Secondary Event Clear Register
0274 2498 - 0274 25FF	-	Reserved
Shadow Region 3 Channel Registers		
0274 2600	ER	Event Register
0274 2604	ERH	Event Register High
0274 2608	ECR	Event Clear Register
0274 260C	ECRH	Event Clear Register High
0274 2610	ESR	Event Set Register
0274 2614	ESRH	Event Set Register High

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-17 EDMA3 Channel Controller 2 Registers (Part 10 of 14)

Hex Address	Acronym	Register Name
0274 2618	CER	Chained Event Register
0274 261C	CERH	Chained Event Register High
0274 2620	EER	Event Enable Register
0274 2624	EERH	Event Enable Register High
0274 2628	EECR	Event Enable Clear Register
0274 262C	EECRH	Event Enable Clear Register High
0274 2630	EESR	Event Enable Set Register
0274 2634	EESRH	Event Enable Set Register High
0274 2638	SER	Secondary Event Register
0274 263C	SERH	Secondary Event Register High
0274 2640	SECR	Secondary Event Clear Register
0274 2644	SECRH	Secondary Event Clear Register High
0274 2648 - 0274 264C	-	Reserved
0274 2650	IER	Interrupt Enable Register
0274 2654	IERH	Interrupt Enable Register High
0274 2658	IECR	Interrupt Enable Clear Register
0274 265C	IECRH	Interrupt Enable Clear Register High
0274 2660	IESR	Interrupt Enable Set Register
0274 2664	IESRH	Interrupt Enable Set Register High
0274 2668	IPR	Interrupt Pending Register
0274 266C	IPRH	Interrupt Pending Register High
0274 2670	ICR	Interrupt Clear Register
0274 2674	ICRH	Interrupt Clear Register High
0274 2678	IEVAL	Interrupt Evaluate Register
0274 267C	-	Reserved
0274 2680	QER	QDMA Event Register
0274 2684	QEER	QDMA Event Enable Register
0274 2688	QEECR	QDMA Event Enable Clear Register
0274 268C	QEESR	QDMA Event Enable Set Register
0274 2690	QSER	QDMA Secondary Event Register
0274 2694	QSECR	QDMA Secondary Event Clear Register
0274 2698 - 0274 27FF	-	Reserved
Shadow Region 4 Channel Registers		
0274 2800	ER	Event Register
0274 2804	ERH	Event Register High
0274 2808	ECR	Event Clear Register
0274 280C	ECRH	Event Clear Register High
0274 2810	ESR	Event Set Register
0274 2814	ESRH	Event Set Register High
0274 2818	CER	Chained Event Register
0274 281C	CERH	Chained Event Register High
0274 2820	EER	Event Enable Register
0274 2824	EERH	Event Enable Register High
0274 2828	EECR	Event Enable Clear Register

ADVANCE INFORMATION

Table 7-17 EDMA3 Channel Controller 2 Registers (Part 11 of 14)

Hex Address	Acronym	Register Name
0274 282C	EECRH	Event Enable Clear Register High
0274 2830	EESR	Event Enable Set Register
0274 2834	EESRH	Event Enable Set Register High
0274 2838	SER	Secondary Event Register
0274 283C	SERH	Secondary Event Register High
0274 2840	SECR	Secondary Event Clear Register
0274 2844	SECRH	Secondary Event Clear Register High
0274 2848 - 0274 284C	-	Reserved
0274 2850	IER	Interrupt Enable Register
0274 2854	IERH	Interrupt Enable Register High
0274 2858	IECR	Interrupt Enable Clear Register
0274 285C	IECRH	Interrupt Enable Clear Register High
0274 2860	IESR	Interrupt Enable Set Register
0274 2864	IESRH	Interrupt Enable Set Register High
0274 2868	IPR	Interrupt Pending Register
0274 286C	IPRH	Interrupt Pending Register High
0274 2870	ICR	Interrupt Clear Register
0274 2874	ICRH	Interrupt Clear Register High
0274 2878	IEVAL	Interrupt Evaluate Register
0274 287C	-	Reserved
0274 2880	QER	QDMA Event Register
0274 2884	QEER	QDMA Event Enable Register
0274 2888	QEECR	QDMA Event Enable Clear Register
0274 288C	QEESR	QDMA Event Enable Set Register
0274 2890	QSER	QDMA Secondary Event Register
0274 2894	QSECR	QDMA Secondary Event Clear Register
0274 2898 - 0274 29FF	-	Reserved
Shadow Region 5 Channel Registers		
0274 2A00	ER	Event Register
0274 2A04	ERH	Event Register High
0274 2A08	ECR	Event Clear Register
0274 2A0C	ECRH	Event Clear Register High
0274 2A10	ESR	Event Set Register
0274 2A14	ESRH	Event Set Register High
0274 2A18	CER	Chained Event Register
0274 2A1C	CERH	Chained Event Register High
0274 2A20	EER	Event Enable Register
0274 2A24	EERH	Event Enable Register High
0274 2A28	EECR	Event Enable Clear Register
0274 2A2C	EECRH	Event Enable Clear Register High
0274 2A30	EESR	Event Enable Set Register
0274 2A34	EESRH	Event Enable Set Register High
0274 2A38	SER	Secondary Event Register
0274 2A3C	SERH	Secondary Event Register High

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-17 EDMA3 Channel Controller 2 Registers (Part 12 of 14)

Hex Address	Acronym	Register Name
0274 2A40	SECR	Secondary Event Clear Register
0274 2A44	SECRH	Secondary Event Clear Register High
0274 2A48 - 0274 2A4C	-	Reserved
0274 2A50	IER	Interrupt Enable Register
0274 2A54	IERH	Interrupt Enable Register High
0274 2A58	IECR	Interrupt Enable Clear Register
0274 2A5C	IECRH	Interrupt Enable Clear Register High
0274 2A60	IESR	Interrupt Enable Set Register
0274 2A64	IESRH	Interrupt Enable Set Register High
0274 2A68	IPR	Interrupt Pending Register
0274 2A6C	IPRH	Interrupt Pending Register High
0274 2A70	ICR	Interrupt Clear Register
0274 2A74	ICRH	Interrupt Clear Register High
0274 2A78	IEVAL	Interrupt Evaluate Register
0274 2A7C	-	Reserved
0274 2A80	QER	QDMA Event Register
0274 2A84	QEER	QDMA Event Enable Register
0274 2A88	QEECR	QDMA Event Enable Clear Register
0274 2A8C	QEESR	QDMA Event Enable Set Register
0274 2A90	QSER	QDMA Secondary Event Register
0274 2A94	QSECR	QDMA Secondary Event Clear Register
0274 2A98 - 0274 2BFF	-	Reserved
Shadow Region 6 Channel Registers		
0274 2C00	ER	Event Register
0274 2C04	ERH	Event Register High
0274 2C08	ECR	Event Clear Register
0274 2C0C	ECRH	Event Clear Register High
0274 2C10	ESR	Event Set Register
0274 2C14	ESRH	Event Set Register High
0274 2C18	CER	Chained Event Register
0274 2C1C	CERH	Chained Event Register High
0274 2C20	EER	Event Enable Register
0274 2C24	EERH	Event Enable Register High
0274 2C28	EECR	Event Enable Clear Register
0274 2C2C	EECRH	Event Enable Clear Register High
0274 2C30	EESR	Event Enable Set Register
0274 2C34	EESRH	Event Enable Set Register High
0274 2C38	SER	Secondary Event Register
0274 2C3C	SERH	Secondary Event Register High
0274 2C40	SECR	Secondary Event Clear Register
0274 2C44	SECRH	Secondary Event Clear Register High
0274 2C48 - 0274 2C4C	-	Reserved
0274 2C50	IER	Interrupt Enable Register
0274 2C54	IERH	Interrupt Enable Register High

ADVANCE INFORMATION

Table 7-17 EDMA3 Channel Controller 2 Registers (Part 13 of 14)

Hex Address	Acronym	Register Name
0274 2C58	IECR	Interrupt Enable Clear Register
0274 2C5C	IECRH	Interrupt Enable Clear Register High
0274 2C60	IESR	Interrupt Enable Set Register
0274 2C64	IESRH	Interrupt Enable Set Register High
0274 2C68	IPR	Interrupt Pending Register
0274 2C6C	IPRH	Interrupt Pending Register High
0274 2C70	ICR	Interrupt Clear Register
0274 2C74	ICRH	Interrupt Clear Register High
0274 2C78	IEVAL	Interrupt Evaluate Register
0274 2C7C	-	Reserved
0274 2C80	QER	QDMA Event Register
0274 2C84	QEER	QDMA Event Enable Register
0274 2C88	QEECR	QDMA Event Enable Clear Register
0274 2C8C	QEESR	QDMA Event Enable Set Register
0274 2C90	QSER	QDMA Secondary Event Register
0274 2C94	QSECR	QDMA Secondary Event Clear Register
0274 2C98 - 0274 2DFF	-	Reserved
Shadow Region 7 Channel Registers		
0274 2E00	ER	Event Register
0274 2E04	ERH	Event Register High
0274 2E08	ECR	Event Clear Register
0274 2E0C	ECRH	Event Clear Register High
0274 2E10	ESR	Event Set Register
0274 2E14	ESRH	Event Set Register High
0274 2E18	CER	Chained Event Register
0274 2E1C	CERH	Chained Event Register High
0274 2E20	EER	Event Enable Register
0274 2E24	EERH	Event Enable Register High
0274 2E28	EECR	Event Enable Clear Register
0274 2E2C	EECRH	Event Enable Clear Register High
0274 2E30	EESR	Event Enable Set Register
0274 2E34	EESRH	Event Enable Set Register High
0274 2E38	SER	Secondary Event Register
0274 2E3C	SERH	Secondary Event Register High
0274 2E40	SECR	Secondary Event Clear Register
0274 2E44	SECRH	Secondary Event Clear Register High
0274 2E48 - 0274 2E4C	-	Reserved
0274 2E50	IER	Interrupt Enable Register
0274 2E54	IERH	Interrupt Enable Register High
0274 2E58	IECR	Interrupt Enable Clear Register
0274 2E5C	IECRH	Interrupt Enable Clear Register High
0274 2E60	IESR	Interrupt Enable Set Register
0274 2E64	IESRH	Interrupt Enable Set Register High
0274 2E68	IPR	Interrupt Pending Register

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-17 EDMA3 Channel Controller 2 Registers (Part 14 of 14)

Hex Address	Acronym	Register Name
0274 2E6C	IPRH	Interrupt Pending Register High
0274 2E70	ICR	Interrupt Clear Register
0274 2E74	ICRH	Interrupt Clear Register High
0274 2E78	IEVAL	Interrupt Evaluate Register
0274 2E7C	-	Reserved
0274 2E80	QER	QDMA Event Register
0274 2E84	QEER	QDMA Event Enable Register
0274 2E88	QEECR	QDMA Event Enable Clear Register
0274 2E8C	QEESR	QDMA Event Enable Set Register
0274 2E90	QSER	QDMA Secondary Event Register
0274 2E94	QSECR	QDMA Secondary Event Clear Register
0274 2E98 - 0274 2FFF	-	Reserved
End of Table 7-17		

Table 7-18 EDMA3 Channel Controller 0 Parameter RAM

Hex Address Range	Acronym	Register Name
0270 4000 - 0270 401F	-	Parameter Set 0
0270 4020 - 0270 403F	-	Parameter Set 1
0270 4040 - 0270 405F	-	Parameter Set 2
0270 4060 - 0270 407F	-	Parameter Set 3
0270 4080 - 0270 409F	-	Parameter Set 4
0270 40A0 - 0270 40BF	-	Parameter Set 5
0270 40C0 - 0270 40DF	-	Parameter Set 6
0270 40E0 - 0270 40FF	-	Parameter Set 7
0270 4100 - 0270 411F	-	Parameter Set 8
0270 4120 - 0270 413F	-	Parameter Set 9
...		...
0270 4FC0 - 0270 4FDF	-	Parameter Set 126
0270 4FE0 - 0270 4FFF	-	Parameter Set 127
End of Table 7-18		

Table 7-19 EDMA3 Channel Controller 1 Parameter RAM (Part 1 of 2)

Hex Address Range	Acronym	Register Name
0272 4000 - 0272 401F	-	Parameter Set 0
0272 4020 - 0272 403F	-	Parameter Set 1
0272 4040 - 0272 405F	-	Parameter Set 2
0272 4060 - 0272 407F	-	Parameter Set 3
0272 4080 - 0272 409F	-	Parameter Set 4
0272 40A0 - 0272 40BF	-	Parameter Set 5
0272 40C0 - 0272 40DF	-	Parameter Set 6
0272 40E0 - 0272 40FF	-	Parameter Set 7
0272 4100 - 0272 411F	-	Parameter Set 8
0272 4120 - 0272 413F	-	Parameter Set 9

Table 7-19 **EDMA3 Channel Controller 1 Parameter RAM (Part 2 of 2)**

Hex Address Range	Acronym	Register Name
...		...
0272 47E0 - 0272 47FF	-	Parameter Set 63
0272 4800 - 0272 481F	-	Parameter Set 64
0272 4820 - 0272 483F	-	Parameter Set 65
...		...
0272 5FC0 - 0272 7FDF	-	Parameter Set 510
0272 5FE0 - 0272 7FFF	-	Parameter Set 511
End of Table 7-19		

Table 7-20 **EDMA3 Channel Controller 2 Parameter RAM**

Hex Address Range	Acronym	Register Name
0274 4000 - 0274 401F	-	Parameter Set 0
0274 4020 - 0274 403F	-	Parameter Set 1
0274 4040 - 0274 405F	-	Parameter Set 2
0274 4060 - 0274 407F	-	Parameter Set 3
0274 4080 - 0274 409F	-	Parameter Set 4
0274 40A0 - 0274 40BF	-	Parameter Set 5
0274 40C0 - 0274 40DF	-	Parameter Set 6
0274 40E0 - 0274 40FF	-	Parameter Set 7
0274 4100 - 0274 411F	-	Parameter Set 8
0274 4120 - 0274 413F	-	Parameter Set 9
...		...
0274 47E0 - 0274 47FF	-	Parameter Set 63
0274 4800 - 0274 481F	-	Parameter Set 64
0274 4820 - 0274 483F	-	Parameter Set 65
...		...
0274 5FC0 - 0274 5FDF	-	Parameter Set 254
0274 5FE0 - 0274 5FFF	-	Parameter Set 255
End of Table 7-20		

Table 7-21 **EDMA3 TPCC0 Transfer Controller 0 Registers (Part 1 of 3)**

Hex Address Range	Acronym	Register Name
0276 0000	PID	Peripheral Identification Register
0276 0004	TCCFG	EDMA3TC Configuration Register
0276 0008 - 0276 00FC	-	Reserved
0276 0100	TCSTAT	EDMA3TC Channel Status Register
0276 0104 - 0276 011C	-	Reserved
0276 0120	ERRSTAT	Error Register
0276 0124	ERREN	Error Enable Register
0276 0128	ERRCLR	Error Clear Register
0276 012C	ERRDET	Error Details Register
0276 0130	ERRCMD	Error Interrupt Command Register
0276 0134 - 0276 013C	-	Reserved

Table 7-21 EDMA3 TPCC0 Transfer Controller 0 Registers (Part 2 of 3)

Hex Address Range	Acronym	Register Name
0276 0140	RDRATE	Read Rate Register
0276 0144 - 0276 023C	-	Reserved
0276 0240	SAOPT	Source Active Options Register
0276 0244	SASRC	Source Active Source Address Register
0276 0248	SACNT	Source Active Count Register
0276 024C	SADST	Source Active Destination Address Register
0276 0250	SABIDX	Source Active Source B-Index Register
0276 0254	SAMPPRXY	Source Active Memory Protection Proxy Register
0276 0258	SACNTRLD	Source Active Count Reload Register
0276 025C	SASRCBREF	Source Active Source Address B-Reference Register
0276 0260	SADSTBREF	Source Active Destination Address B-Reference Register
0276 0264 - 0276 027C	-	Reserved
0276 0280	DFCNTRLD	Destination FIFO Set Count Reload
0276 0284	DFSRCBREF	Destination FIFO Set Destination Address B Reference Register
0276 0288	DFDSTBREF	Destination FIFO Set Destination Address B Reference Register
0276 028C - 0276 02FC	-	Reserved
0276 0300	DFOPT0	Destination FIFO Options Register 0
0276 0304	DFSRC0	Destination FIFO Source Address Register 0
0276 0308	DFCNT0	Destination FIFO Count Register 0
0276 030C	DFDST0	Destination FIFO Destination Address Register 0
0276 0310	DFBIDX0	Destination FIFO BIDX Register 0
0276 0314	DFMPPRXY0	Destination FIFO Memory Protection Proxy Register 0
0276 0318 - 0276 033C	-	Reserved
0276 0340	DFOPT1	Destination FIFO Options Register 1
0276 0344	DFSRC1	Destination FIFO Source Address Register 1
0276 0348	DFCNT1	Destination FIFO Count Register 1
0276 034C	DFDST1	Destination FIFO Destination Address Register 1
0276 0350	DFBIDX1	Destination FIFO BIDX Register 1
0276 0354	DFMPPRXY1	Destination FIFO Memory Protection Proxy Register 1
0276 0358 - 0276 037C	-	Reserved
0276 0380	DFOPT2	Destination FIFO Options Register 2
0276 0384	DFSRC2	Destination FIFO Source Address Register 2
0276 0388	DFCNT2	Destination FIFO Count Register 2
0276 038C	DFDST2	Destination FIFO Destination Address Register 2
0276 0390	DFBIDX2	Destination FIFO BIDX Register 2
0276 0394	DFMPPRXY2	Destination FIFO Memory Protection Proxy Register 2
0276 0398 - 0276 03BC	-	Reserved
0276 03C0	DFOPT3	Destination FIFO Options Register 3
0276 03C4	DFSRC3	Destination FIFO Source Address Register 3
0276 03C8	DFCNT3	Destination FIFO Count Register 3
0276 03CC	DFDST3	Destination FIFO Destination Address Register 3
0276 03D0	DFBIDX3	Destination FIFO BIDX Register 3

Table 7-21 EDMA3 TPCC0 Transfer Controller 0 Registers (Part 3 of 3)

Hex Address Range	Acronym	Register Name
0276 03D4	DFMPPRXY3	Destination FIFO Memory Protection Proxy Register 3
0276 03D8 - 0276 7FFC	-	Reserved
End of Table 7-21		

Table 7-22 EDMA3 TPCC0 Transfer Controller 1 Registers (Part 1 of 2)

Hex Address Range	Acronym	Register Name
0276 8000	PID	Peripheral Identification Register
0276 8004	TCCFG	EDMA3TC Configuration Register
0276 8008 - 0276 80FC	-	Reserved
0276 8100	TCSTAT	EDMA3TC Channel Status Register
0276 8104 - 0276 811C	-	Reserved
0276 8120	ERRSTAT	Error Register
0276 8124	ERREN	Error Enable Register
0276 8128	ERRCLR	Error Clear Register
0276 812C	ERRDET	Error Details Register
0276 8130	ERRCMD	Error Interrupt Command Register
0276 8134 - 0276 813C	-	Reserved
0276 8140	RDRATE	Read Rate Register
0276 8144 - 0276 823C	-	Reserved
0276 8240	SAOPT	Source Active Options Register
0276 8244	SASRC	Source Active Source Address Register
0276 8248	SACNT	Source Active Count Register
0276 824C	SADST	Source Active Destination Address Register
0276 8250	SABIDX	Source Active Source B-Index Register
0276 8254	SAMPPRXY	Source Active Memory Protection Proxy Register
0276 8258	SACNTRLD	Source Active Count Reload Register
0276 825C	SASRCBREF	Source Active Source Address B-Reference Register
0276 8260	SADSTBREF	Source Active Destination Address B-Reference Register
0276 8264 - 0276 827C	-	Reserved
0276 8280	DFCNTRLD	Destination FIFO Set Count Reload
0276 8284	DFSRCBREF	Destination FIFO Set Destination Address B Reference Register
0276 8288	DFDSTBREF	Destination FIFO Set Destination Address B Reference Register
0276 828C - 0276 82FC	-	Reserved
0276 8300	DFOPT0	Destination FIFO Options Register 0
0276 8304	DFSRC0	Destination FIFO Source Address Register 0
0276 8308	DFCNT0	Destination FIFO Count Register 0
0276 830C	DFDST0	Destination FIFO Destination Address Register 0
0276 8310	DFBIDX0	Destination FIFO BIDX Register 0
0276 8314	DFMPPRXY0	Destination FIFO Memory Protection Proxy Register 0
0276 8318 - 0276 833C	-	Reserved
0276 8340	DFOPT1	Destination FIFO Options Register 1
0276 8344	DFSRC1	Destination FIFO Source Address Register 1
0276 8348	DFCNT1	Destination FIFO Count Register 1

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-22 EDMA3 TPCC0 Transfer Controller 1 Registers (Part 2 of 2)

Hex Address Range	Acronym	Register Name
0276 834C	DFDST1	Destination FIFO Destination Address Register 1
0276 8350	DFBIDX1	Destination FIFO BIDX Register 1
0276 8354	DFMPPRXY1	Destination FIFO Memory Protection Proxy Register 1
0276 8358 - 0276 837C	-	Reserved
0276 8380	DFOPT2	Destination FIFO Options Register 2
0276 8384	DFSRC2	Destination FIFO Source Address Register 2
0276 8388	DFCNT2	Destination FIFO Count Register 2
0276 838C	DFDST2	Destination FIFO Destination Address Register 2
0276 8390	DFBIDX2	Destination FIFO BIDX Register 2
0276 8394	DFMPPRXY2	Destination FIFO Memory Protection Proxy Register 2
0276 8398 - 0276 83BC	-	Reserved
0276 83C0	DFOPT3	Destination FIFO Options Register 3
0276 83C4	DFSRC3	Destination FIFO Source Address Register 3
0276 83C8	DFCNT3	Destination FIFO Count Register 3
0276 83CC	DFDST3	Destination FIFO Destination Address Register 3
0276 83D0	DFBIDX3	Destination FIFO BIDX Register 3
0276 83D4	DFMPPRXY3	Destination FIFO Memory Protection Proxy Register 3
0276 83D8 - 0276 FFFC	-	Reserved
End of Table 7-22		

Table 7-23 EDMA3 TPCC 1 Transfer Controller 0 Registers (Part 1 of 2)

Hex Address Range	Acronym	Register Name
0277 0000	PID	Peripheral Identification Register
0277 0004	TCCFG	EDMA3TC Configuration Register
0277 0008 - 0277 00FC	-	Reserved
0277 0100	TCSTAT	EDMA3TC Channel Status Register
0277 0104 - 0277 011C	-	Reserved
0277 0120	ERRSTAT	Error Register
0277 0124	ERREN	Error Enable Register
0277 0128	ERRCLR	Error Clear Register
0277 012C	ERRDET	Error Details Register
0277 0130	ERRCMD	Error Interrupt Command Register
0277 0134 - 0277 013C	-	Reserved
0277 0140	RDRATE	Read Rate Register
0277 0144 - 0277 023C	-	Reserved
0277 0240	SAOPT	Source Active Options Register
0277 0244	SASRC	Source Active Source Address Register
0277 0248	SACNT	Source Active Count Register
0277 024C	SADST	Source Active Destination Address Register
0277 0250	SABIDX	Source Active Source B-Index Register
0277 0254	SAMPPRXY	Source Active Memory Protection Proxy Register
0277 0258	SACNTRLD	Source Active Count Reload Register
0277 025C	SASRCBREF	Source Active Source Address B-Reference Register

Table 7-23 EDMA3 TPCC 1 Transfer Controller 0 Registers (Part 2 of 2)

Hex Address Range	Acronym	Register Name
0277 0260	SADSTBREF	Source Active Destination Address B-Reference Register
0277 0264 - 0277 027C	-	Reserved
0277 0280	DFCNTRLD	Destination FIFO Set Count Reload
0277 0284	DFSRCBREF	Destination FIFO Set Destination Address B Reference Register
0277 0288	DFDSTBREF	Destination FIFO Set Destination Address B Reference Register
0277 028C - 0277 02FC	-	Reserved
0277 0300	DFOPT0	Destination FIFO Options Register 0
0277 0304	DFSRC0	Destination FIFO Source Address Register 0
0277 0308	DFCNT0	Destination FIFO Count Register 0
0277 030C	DFDST0	Destination FIFO Destination Address Register 0
0277 0310	DFBIDX0	Destination FIFO BIDX Register 0
0277 0314	DFMPPRXY0	Destination FIFO Memory Protection Proxy Register 0
0277 0318 - 0277 033C	-	Reserved
0277 0340	DFOPT1	Destination FIFO Options Register 1
0277 0344	DFSRC1	Destination FIFO Source Address Register 1
0277 0348	DFCNT1	Destination FIFO Count Register 1
0277 034C	DFDST1	Destination FIFO Destination Address Register 1
0277 0350	DFBIDX1	Destination FIFO BIDX Register 1
0277 0354	DFMPPRXY1	Destination FIFO Memory Protection Proxy Register 1
0277 0358 - 0277 037C	-	Reserved
0277 0380	DFOPT2	Destination FIFO Options Register 2
0277 0384	DFSRC2	Destination FIFO Source Address Register 2
0277 0388	DFCNT2	Destination FIFO Count Register 2
0277 038C	DFDST2	Destination FIFO Destination Address Register 2
0277 0390	DFBIDX2	Destination FIFO BIDX Register 2
0277 0394	DFMPPRXY2	Destination FIFO Memory Protection Proxy Register 2
0277 0398 - 0277 03BC	-	Reserved
0277 03C0	DFOPT3	Destination FIFO Options Register 3
0277 03C4	DFSRC3	Destination FIFO Source Address Register 3
0277 03C8	DFCNT3	Destination FIFO Count Register 3
0277 03CC	DFDST3	Destination FIFO Destination Address Register 3
0277 03D0	DFBIDX3	Destination FIFO BIDX Register 3
0277 03D4	DFMPPRXY3	Destination FIFO Memory Protection Proxy Register 3
0277 03D8 - 0277 7FFC	-	Reserved
End of Table 7-23		

Table 7-24 EDMA3 TPCC1 Transfer Controller 1 Registers (Part 1 of 3)

Hex Address Range	Acronym	Register Name
0277 8000	PID	Peripheral Identification Register
0277 8004	TCCFG	EDMA3TC Configuration Register
0277 8008 - 0277 80FC	-	Reserved
0277 8100	TCSTAT	EDMA3TC Channel Status Register
0277 8104 - 0277 811C	-	Reserved

Table 7-24 EDMA3 TPCC1 Transfer Controller 1 Registers (Part 2 of 3)

Hex Address Range	Acronym	Register Name
0277 8120	ERRSTAT	Error Register
0277 8124	ERREN	Error Enable Register
0277 8128	ERRCLR	Error Clear Register
0277 812C	ERRDET	Error Details Register
0277 8130	ERRCMD	Error Interrupt Command Register
0277 8134 - 0277 813C	-	Reserved
0277 8140	RDRATE	Read Rate Register
0277 8144 - 0277 823C	-	Reserved
0277 8240	SAOPT	Source Active Options Register
0277 8244	SASRC	Source Active Source Address Register
0277 8248	SACNT	Source Active Count Register
0277 824C	SADST	Source Active Destination Address Register
0277 8250	SABIDX	Source Active Source B-Index Register
0277 8254	SAMPPRXY	Source Active Memory Protection Proxy Register
0277 8258	SACNTRLD	Source Active Count Reload Register
0277 825C	SASRCBREF	Source Active Source Address B-Reference Register
0277 8260	SADSTBREF	Source Active Destination Address B-Reference Register
0277 8264 - 0277 827C	-	Reserved
0277 8280	DFCNTRLD	Destination FIFO Set Count Reload
0277 8284	DFSRCBREF	Destination FIFO Set Destination Address B Reference Register
0277 8288	DFDSTBREF	Destination FIFO Set Destination Address B Reference Register
0277 828C - 0277 82FC	-	Reserved
0277 8300	DFOPT0	Destination FIFO Options Register 0
0277 8304	DFSRC0	Destination FIFO Source Address Register 0
0277 8308	DFCNT0	Destination FIFO Count Register 0
0277 830C	DFDST0	Destination FIFO Destination Address Register 0
0277 8310	DFBIDX0	Destination FIFO BIDX Register 0
0277 8314	DFMPPRXY0	Destination FIFO Memory Protection Proxy Register 0
0277 8318 - 0277 833C	-	Reserved
0277 8340	DFOPT1	Destination FIFO Options Register 1
0277 8344	DFSRC1	Destination FIFO Source Address Register 1
0277 8348	DFCNT1	Destination FIFO Count Register 1
0277 834C	DFDST1	Destination FIFO Destination Address Register 1
0277 8350	DFBIDX1	Destination FIFO BIDX Register 1
0277 8354	DFMPPRXY1	Destination FIFO Memory Protection Proxy Register 1
0277 8358 - 0277 837C	-	Reserved
0277 8380	DFOPT2	Destination FIFO Options Register 2
0277 8384	DFSRC2	Destination FIFO Source Address Register 2
0277 8388	DFCNT2	Destination FIFO Count Register 2
0277 838C	DFDST2	Destination FIFO Destination Address Register 2
0277 8390	DFBIDX2	Destination FIFO BIDX Register 2
0277 8394	DFMPPRXY2	Destination FIFO Memory Protection Proxy Register 2
0277 8398 - 0277 83BC	-	Reserved
0277 83C0	DFOPT3	Destination FIFO Options Register 3

Table 7-24 EDMA3 TPCC1 Transfer Controller 1 Registers (Part 3 of 3)

Hex Address Range	Acronym	Register Name
0277 83C4	DFSRC3	Destination FIFO Source Address Register 3
0277 83C8	DFCNT3	Destination FIFO Count Register 3
0277 83CC	DFDST3	Destination FIFO Destination Address Register 3
0277 83D0	DFBIDX3	Destination FIFO BIDX Register 3
0277 83D4	DFMPPRXY3	Destination FIFO Memory Protection Proxy Register 3
0277 83D8 - 0277 FFFC	-	Reserved
End of Table 7-24		

Table 7-25 EDMA3 TPCC1 Transfer Controller 2 Registers (Part 1 of 2)

Hex Address Range	Acronym	Register Name
0278 0000	PID	Peripheral Identification Register
0278 0004	TCCFG	EDMA3TC Configuration Register
0278 0008 - 0278 00FC	-	Reserved
0278 0100	TCSTAT	EDMA3TC Channel Status Register
0278 0104 - 0278 011C	-	Reserved
0278 0120	ERRSTAT	Error Register
0278 0124	ERREN	Error Enable Register
0278 0128	ERRCLR	Error Clear Register
0278 012C	ERRDET	Error Details Register
0278 0130	ERRCMD	Error Interrupt Command Register
0278 0134 - 0278 013C	-	Reserved
0278 0140	RDRATE	Read Rate Register
0278 0144 - 0278 023C	-	Reserved
0278 0240	SAOPT	Source Active Options Register
0278 0244	SASRC	Source Active Source Address Register
0278 0248	SACNT	Source Active Count Register
0278 024C	SADST	Source Active Destination Address Register
0278 0250	SABIDX	Source Active Source B-Index Register
0278 0254	SAMPPRXY	Source Active Memory Protection Proxy Register
0278 0258	SACNTRLD	Source Active Count Reload Register
0278 025C	SASRCBREF	Source Active Source Address B-Reference Register
0278 0260	SADSTBREF	Source Active Destination Address B-Reference Register
0278 0264 - 0278 027C	-	Reserved
0278 0280	DFCNTRLD	Destination FIFO Set Count Reload
0278 0284	DFSRCBREF	Destination FIFO Set Destination Address B Reference Register
0278 0288	DFDSTBREF	Destination FIFO Set Destination Address B Reference Register
0278 028C - 0278 02FC	-	Reserved
0278 0300	DFOPT0	Destination FIFO Options Register 0
0278 0304	DFSRC0	Destination FIFO Source Address Register 0
0278 0308	DFCNT0	Destination FIFO Count Register 0
0278 030C	DFDST0	Destination FIFO Destination Address Register 0
0278 0310	DFBIDX0	Destination FIFO BIDX Register 0
0278 0314	DFMPPRXY0	Destination FIFO Memory Protection Proxy Register 0

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-25 EDMA3 TPCC1 Transfer Controller 2 Registers (Part 2 of 2)

Hex Address Range	Acronym	Register Name
0278 0318 - 0278 033C	-	Reserved
0278 0340	DFOPT1	Destination FIFO Options Register 1
0278 0344	DFSRC1	Destination FIFO Source Address Register 1
0278 0348	DFCNT1	Destination FIFO Count Register 1
0278 034C	DFDST1	Destination FIFO Destination Address Register 1
0278 0350	DFBIDX1	Destination FIFO BIDX Register 1
0278 0354	DFMPPRXY1	Destination FIFO Memory Protection Proxy Register 1
0278 0358 - 0278 037C	-	Reserved
0278 0380	DFOPT2	Destination FIFO Options Register 2
0278 0384	DFSRC2	Destination FIFO Source Address Register 2
0278 0388	DFCNT2	Destination FIFO Count Register 2
0278 038C	DFDST2	Destination FIFO Destination Address Register 2
0278 0390	DFBIDX2	Destination FIFO BIDX Register 2
0278 0394	DFMPPRXY2	Destination FIFO Memory Protection Proxy Register 2
0278 0398 - 0278 03BC	-	Reserved
0278 03C0	DFOPT3	Destination FIFO Options Register 3
0278 03C4	DFSRC3	Destination FIFO Source Address Register 3
0278 03C8	DFCNT3	Destination FIFO Count Register 3
0278 03CC	DFDST3	Destination FIFO Destination Address Register 3
0278 03D0	DFBIDX3	Destination FIFO BIDX Register 3
0278 03D4	DFMPPRXY3	Destination FIFO Memory Protection Proxy Register 3
0278 03D8 - 0278 7FFC	-	Reserved
End of Table 7-25		

Table 7-26 EDMA3 TPCC1 Transfer Controller 3 Registers (Part 1 of 2)

Hex Address Range	Acronym	Register Name
0278 8000	PID	Peripheral Identification Register
0278 8004	TCCFG	EDMA3TC Configuration Register
0278 8008 - 0278 80FC	-	Reserved
0278 8100	TCSTAT	EDMA3TC Channel Status Register
0278 8104 - 0278 811C	-	Reserved
0278 8120	ERRSTAT	Error Register
0278 8124	ERREN	Error Enable Register
0278 8128	ERRCLR	Error Clear Register
0278 812C	ERRDET	Error Details Register
0278 8130	ERRCMD	Error Interrupt Command Register
0278 8134 - 0278 813C	-	Reserved
0278 8140	RDRATE	Read Rate Register
0278 8144 - 0278 823C	-	Reserved
0278 8240	SAOPT	Source Active Options Register
0278 8244	SASRC	Source Active Source Address Register
0278 8248	SACNT	Source Active Count Register
0278 824C	SADST	Source Active Destination Address Register

Table 7-26 EDMA3 TPCC1 Transfer Controller 3 Registers (Part 2 of 2)

Hex Address Range	Acronym	Register Name
0278 8250	SABIDX	Source Active Source B-Index Register
0278 8254	SAMPPRXY	Source Active Memory Protection Proxy Register
0278 8258	SACNTRLD	Source Active Count Reload Register
0278 825C	SASRCBREF	Source Active Source Address B-Reference Register
0278 8260	SADSTBREF	Source Active Destination Address B-Reference Register
0278 8264 - 0278 827C	-	Reserved
0278 8280	DFCNTRLD	Destination FIFO Set Count Reload
0278 8284	DFSRCBREF	Destination FIFO Set Destination Address B Reference Register
0278 8288	DFDSTBREF	Destination FIFO Set Destination Address B Reference Register
0278 828C - 0278 82FC	-	Reserved
0278 8300	DFOPT0	Destination FIFO Options Register 0
0278 8304	DFSRC0	Destination FIFO Source Address Register 0
0278 8308	DFCNT0	Destination FIFO Count Register 0
0278 830C	DFDST0	Destination FIFO Destination Address Register 0
0278 8310	DFBIDX0	Destination FIFO BIDX Register 0
0278 8314	DFMPPRXY0	Destination FIFO Memory Protection Proxy Register 0
0278 8318 - 0278 833C	-	Reserved
0278 8340	DFOPT1	Destination FIFO Options Register 1
0278 8344	DFSRC1	Destination FIFO Source Address Register 1
0278 8348	DFCNT1	Destination FIFO Count Register 1
0278 834C	DFDST1	Destination FIFO Destination Address Register 1
0278 8350	DFBIDX1	Destination FIFO BIDX Register 1
0278 8354	DFMPPRXY1	Destination FIFO Memory Protection Proxy Register 1
0278 8358 - 0278 837C	-	Reserved
0278 8380	DFOPT2	Destination FIFO Options Register 2
0278 8384	DFSRC2	Destination FIFO Source Address Register 2
0278 8388	DFCNT2	Destination FIFO Count Register 2
0278 838C	DFDST2	Destination FIFO Destination Address Register 2
0278 8390	DFBIDX2	Destination FIFO BIDX Register 2
0278 8394	DFMPPRXY2	Destination FIFO Memory Protection Proxy Register 2
0278 8398 - 0278 83BC	-	Reserved
0278 83C0	DFOPT3	Destination FIFO Options Register 3
0278 83C4	DFSRC3	Destination FIFO Source Address Register 3
0278 83C8	DFCNT3	Destination FIFO Count Register 3
0278 83CC	DFDST3	Destination FIFO Destination Address Register 3
0278 83D0	DFBIDX3	Destination FIFO BIDX Register 3
0278 83D4	DFMPPRXY3	Destination FIFO Memory Protection Proxy Register 3
0278 83D8 - 0278 FFFC	-	Reserved
End of Table 7-26		

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-27 EDMA3 TPCC2 Transfer Controller 0 Registers (Part 1 of 2)

Hex Address Range	Acronym	Register Name
0279 0000	PID	Peripheral Identification Register
0279 0004	TCCFG	EDMA3TC Configuration Register
0279 0008 - 0279 00FC	-	Reserved
0279 0100	TCSTAT	EDMA3TC Channel Status Register
0279 0104 - 0279 011C	-	Reserved
0279 0120	ERRSTAT	Error Register
0279 0124	ERREN	Error Enable Register
0279 0128	ERRCLR	Error Clear Register
0279 012C	ERRDET	Error Details Register
0279 0130	ERRCMD	Error Interrupt Command Register
0279 0134 - 0279 013C	-	Reserved
0279 0140	RDRATE	Read Rate Register
0279 0144 - 0279 023C	-	Reserved
0279 0240	SAOPT	Source Active Options Register
0279 0244	SASRC	Source Active Source Address Register
0279 0248	SACNT	Source Active Count Register
0279 024C	SADST	Source Active Destination Address Register
0279 0250	SABIDX	Source Active Source B-Index Register
0279 0254	SAMPPRXY	Source Active Memory Protection Proxy Register
0279 0258	SACNTRLD	Source Active Count Reload Register
0279 025C	SASRCBREF	Source Active Source Address B-Reference Register
0279 0260	SADSTBREF	Source Active Destination Address B-Reference Register
0279 0264 - 0279 027C	-	Reserved
0279 0280	DFCNTRLD	Destination FIFO Set Count Reload
0279 0284	DFSRCBREF	Destination FIFO Set Destination Address B Reference Register
0279 0288	DFDSTBREF	Destination FIFO Set Destination Address B Reference Register
0279 028C - 0279 02FC	-	Reserved
0279 0300	DFOPT0	Destination FIFO Options Register 0
0279 0304	DFSRC0	Destination FIFO Source Address Register 0
0279 0308	DFCNT0	Destination FIFO Count Register 0
0279 030C	DFDST0	Destination FIFO Destination Address Register 0
0279 0310	DFBIDX0	Destination FIFO BIDX Register 0
0279 0314	DFMPPRXY0	Destination FIFO Memory Protection Proxy Register 0
0279 0318 - 0279 033C	-	Reserved
0279 0340	DFOPT1	Destination FIFO Options Register 1
0279 0344	DFSRC1	Destination FIFO Source Address Register 1
0279 0348	DFCNT1	Destination FIFO Count Register 1
0279 034C	DFDST1	Destination FIFO Destination Address Register 1
0279 0350	DFBIDX1	Destination FIFO BIDX Register 1
0279 0354	DFMPPRXY1	Destination FIFO Memory Protection Proxy Register 1
0279 0358 - 0279 037C	-	Reserved
0279 0380	DFOPT2	Destination FIFO Options Register 2
0279 0384	DFSRC2	Destination FIFO Source Address Register 2
0279 0388	DFCNT2	Destination FIFO Count Register 2

ADVANCE INFORMATION

Table 7-27 EDMA3 TPCC2 Transfer Controller 0 Registers (Part 2 of 2)

Hex Address Range	Acronym	Register Name
0279 038C	DFDST2	Destination FIFO Destination Address Register 2
0279 0390	DFBIDX2	Destination FIFO BIDX Register 2
0279 0394	DFMPPRXY2	Destination FIFO Memory Protection Proxy Register 2
0279 0398 - 0279 03BC	-	Reserved
0279 03C0	DFOPT3	Destination FIFO Options Register 3
0279 03C4	DFSRC3	Destination FIFO Source Address Register 3
0279 03C8	DFCNT3	Destination FIFO Count Register 3
0279 03CC	DFDST3	Destination FIFO Destination Address Register 3
0279 03D0	DFBIDX3	Destination FIFO BIDX Register 3
0279 03D4	DFMPPRXY3	Destination FIFO Memory Protection Proxy Register 3
0279 03D8 - 0279 7FFC	-	Reserved
End of Table 7-27		

Table 7-28 EDMA3 TPCC2 Transfer Controller 1 Registers (Part 1 of 2)

Hex Address Range	Acronym	Register Name
0279 8000	PID	Peripheral Identification Register
0279 8004	TCCFG	EDMA3TC Configuration Register
0279 8008 - 0279 80FC	-	Reserved
0279 8100	TCSTAT	EDMA3TC Channel Status Register
0279 8104 - 0279 811C	-	Reserved
0279 8120	ERRSTAT	Error Register
0279 8124	ERREN	Error Enable Register
0279 8128	ERRCLR	Error Clear Register
0279 812C	ERRDET	Error Details Register
0279 8130	ERRCMD	Error Interrupt Command Register
0279 8134 - 0279 813C	-	Reserved
0279 8140	RDRATE	Read Rate Register
0279 8144 - 0279 823C	-	Reserved
0279 8240	SAOPT	Source Active Options Register
0279 8244	SASRC	Source Active Source Address Register
0279 8248	SACNT	Source Active Count Register
0279 824C	SADST	Source Active Destination Address Register
0279 8250	SABIDX	Source Active Source B-Index Register
0279 8254	SAMPPRXY	Source Active Memory Protection Proxy Register
0279 8258	SACNTRLD	Source Active Count Reload Register
0279 825C	SASRCBREF	Source Active Source Address B-Reference Register
0279 8260	SADSTBREF	Source Active Destination Address B-Reference Register
0279 8264 - 0279 827C	-	Reserved
0279 8280	DFCNTRLD	Destination FIFO Set Count Reload
0279 8284	DFSRCBREF	Destination FIFO Set Destination Address B Reference Register
0279 8288	DFDSTBREF	Destination FIFO Set Destination Address B Reference Register
0279 828C - 0279 82FC	-	Reserved

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-28 **EDMA3 TPCC2 Transfer Controller 1 Registers (Part 2 of 2)**

Hex Address Range	Acronym	Register Name
0279 8300	DFOPT0	Destination FIFO Options Register 0
0279 8304	DFSRC0	Destination FIFO Source Address Register 0
0279 8308	DFCNT0	Destination FIFO Count Register 0
0279 830C	DFDST0	Destination FIFO Destination Address Register 0
0279 8310	DFBIDX0	Destination FIFO BIDX Register 0
0279 8314	DFMPPRXY0	Destination FIFO Memory Protection Proxy Register 0
0279 8318 - 0279 833C	-	Reserved
0279 8340	DFOPT1	Destination FIFO Options Register 1
0279 8344	DFSRC1	Destination FIFO Source Address Register 1
0279 8348	DFCNT1	Destination FIFO Count Register 1
0279 834C	DFDST1	Destination FIFO Destination Address Register 1
0279 8350	DFBIDX1	Destination FIFO BIDX Register 1
0279 8354	DFMPPRXY1	Destination FIFO Memory Protection Proxy Register 1
0279 8358 - 0279 837C	-	Reserved
0279 8380	DFOPT2	Destination FIFO Options Register 2
0279 8384	DFSRC2	Destination FIFO Source Address Register 2
0279 8388	DFCNT2	Destination FIFO Count Register 2
0279 838C	DFDST2	Destination FIFO Destination Address Register 2
0279 8390	DFBIDX2	Destination FIFO BIDX Register 2
0279 8394	DFMPPRXY2	Destination FIFO Memory Protection Proxy Register 2
0279 8398 - 0279 83BC	-	Reserved
0279 83C0	DFOPT3	Destination FIFO Options Register 3
0279 83C4	DFSRC3	Destination FIFO Source Address Register 3
0279 83C8	DFCNT3	Destination FIFO Count Register 3
0279 83CC	DFDST3	Destination FIFO Destination Address Register 3
0279 83D0	DFBIDX3	Destination FIFO BIDX Register 3
0279 83D4	DFMPPRXY3	Destination FIFO Memory Protection Proxy Register 3
0279 83D8 - 0279 FFFC	-	Reserved
End of Table 7-28		

Table 7-29 **EDMA3 TPCC2 Transfer Controller 2 Registers (Part 1 of 3)**

Hex Address Range	Acronym	Register Name
027A 0000	PID	Peripheral Identification Register
027A 0004	TCCFG	EDMA3TC Configuration Register
027A 0008 - 027A 00FC	-	Reserved
027A 0100	TCSTAT	EDMA3TC Channel Status Register
027A 0104 - 027A 011C	-	Reserved
027A 0120	ERRSTAT	Error Register
027A 0124	ERREN	Error Enable Register
027A 0128	ERRCLR	Error Clear Register
027A 012C	ERRDET	Error Details Register
027A 0130	ERRCMD	Error Interrupt Command Register
027A 0134 - 027A 013C	-	Reserved

Table 7-29 EDMA3 TPCC2 Transfer Controller 2 Registers (Part 2 of 3)

Hex Address Range	Acronym	Register Name
027A 0140	RDRATE	Read Rate Register
027A 0144 - 027A 023C	-	Reserved
027A 0240	SAOPT	Source Active Options Register
027A 0244	SASRC	Source Active Source Address Register
027A 0248	SACNT	Source Active Count Register
027A 024C	SADST	Source Active Destination Address Register
027A 0250	SABIDX	Source Active Source B-Index Register
027A 0254	SAMPPRXY	Source Active Memory Protection Proxy Register
027A 0258	SACNTRLD	Source Active Count Reload Register
027A 025C	SASRCBREF	Source Active Source Address B-Reference Register
027A 0260	SADSTBREF	Source Active Destination Address B-Reference Register
027A 0264 - 027A 027C	-	Reserved
027A 0280	DFCNTRLD	Destination FIFO Set Count Reload
027A 0284	DFSRCBREF	Destination FIFO Set Destination Address B Reference Register
027A 0288	DFDSTBREF	Destination FIFO Set Destination Address B Reference Register
027A 028C - 027A 02FC	-	Reserved
027A 0300	DFOPT0	Destination FIFO Options Register 0
027A 0304	DFSRC0	Destination FIFO Source Address Register 0
027A 0308	DFCNT0	Destination FIFO Count Register 0
027A 030C	DFDST0	Destination FIFO Destination Address Register 0
027A 0310	DFBIDX0	Destination FIFO BIDX Register 0
027A 0314	DFMPPRXY0	Destination FIFO Memory Protection Proxy Register 0
027A 0318 - 027A 033C	-	Reserved
027A 0340	DFOPT1	Destination FIFO Options Register 1
027A 0344	DFSRC1	Destination FIFO Source Address Register 1
027A 0348	DFCNT1	Destination FIFO Count Register 1
027A 034C	DFDST1	Destination FIFO Destination Address Register 1
027A 0350	DFBIDX1	Destination FIFO BIDX Register 1
027A 0354	DFMPPRXY1	Destination FIFO Memory Protection Proxy Register 1
027A 0358 - 027A 037C	-	Reserved
027A 0380	DFOPT2	Destination FIFO Options Register 2
027A 0384	DFSRC2	Destination FIFO Source Address Register 2
027A 0388	DFCNT2	Destination FIFO Count Register 2
027A 038C	DFDST2	Destination FIFO Destination Address Register 2
027A 0390	DFBIDX2	Destination FIFO BIDX Register 2
027A 0394	DFMPPRXY2	Destination FIFO Memory Protection Proxy Register 2
027A 0398 - 027A 03BC	-	Reserved
027A 03C0	DFOPT3	Destination FIFO Options Register 3
027A 03C4	DFSRC3	Destination FIFO Source Address Register 3
027A 03C8	DFCNT3	Destination FIFO Count Register 3
027A 03CC	DFDST3	Destination FIFO Destination Address Register 3
027A 03D0	DFBIDX3	Destination FIFO BIDX Register 3

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-29 EDMA3 TPCC2 Transfer Controller 2 Registers (Part 3 of 3)

Hex Address Range	Acronym	Register Name
027A 03D4	DFMPPRXY3	Destination FIFO Memory Protection Proxy Register 3
027A 03D8 - 027A 7FFC	-	Reserved
End of Table 7-29		

Table 7-30 EDMA3 TPCC2 Transfer Controller 3 Registers (Part 1 of 2)

Hex Address Range	Acronym	Register Name
027A 8000	PID	Peripheral Identification Register
027A 8004	TCCFG	EDMA3TC Configuration Register
027A 8008 - 027A 80FC	-	Reserved
027A 8100	TCSTAT	EDMA3TC Channel Status Register
027A 8104 - 027A 811C	-	Reserved
027A 8120	ERRSTAT	Error Register
027A 8124	ERREN	Error Enable Register
027A 8128	ERRCLR	Error Clear Register
027A 812C	ERRDET	Error Details Register
027A 8130	ERRCMD	Error Interrupt Command Register
027A 8134 - 027A 813C	-	Reserved
027A 8140	RDRATE	Read Rate Register
027A 8144 - 027A 823C	-	Reserved
027A 8240	SAOPT	Source Active Options Register
027A 8244	SASRC	Source Active Source Address Register
027A 8248	SACNT	Source Active Count Register
027A 824C	SADST	Source Active Destination Address Register
027A 8250	SABIDX	Source Active Source B-Index Register
027A 8254	SAMPPRXY	Source Active Memory Protection Proxy Register
027A 8258	SACNTRLD	Source Active Count Reload Register
027A 825C	SASRCBREF	Source Active Source Address B-Reference Register
027A 8260	SADSTBREF	Source Active Destination Address B-Reference Register
027A 8264 - 027A 827C	-	Reserved
027A 8280	DFCNTRLD	Destination FIFO Set Count Reload
027A 8284	DFSRCBREF	Destination FIFO Set Destination Address B Reference Register
027A 8288	DFDSTBREF	Destination FIFO Set Destination Address B Reference Register
027A 828C - 027A 82FC	-	Reserved
027A 8300	DFOPT0	Destination FIFO Options Register 0
027A 8304	DFSRC0	Destination FIFO Source Address Register 0
027A 8308	DFCNT0	Destination FIFO Count Register 0
027A 830C	DFDST0	Destination FIFO Destination Address Register 0
027A 8310	DFBIDX0	Destination FIFO BIDX Register 0
027A 8314	DFMPPRXY0	Destination FIFO Memory Protection Proxy Register 0
027A 8318 - 027A 833C	-	Reserved
027A 8340	DFOPT1	Destination FIFO Options Register 1
027A 8344	DFSRC1	Destination FIFO Source Address Register 1
027A 8348	DFCNT1	Destination FIFO Count Register 1

ADVANCE INFORMATION

Table 7-30 EDMA3 TPCC2 Transfer Controller 3 Registers (Part 2 of 2)

Hex Address Range	Acronym	Register Name
027A 834C	DFDST1	Destination FIFO Destination Address Register 1
027A 8350	DFBIDX1	Destination FIFO BIDX Register 1
027A 8354	DFMPPRXY1	Destination FIFO Memory Protection Proxy Register 1
027A 8358 - 027A 837C	-	Reserved
027A 8380	DFOPT2	Destination FIFO Options Register 2
027A 8384	DFSRC2	Destination FIFO Source Address Register 2
027A 8388	DFCNT2	Destination FIFO Count Register 2
027A 838C	DFDST2	Destination FIFO Destination Address Register 2
027A 8390	DFBIDX2	Destination FIFO BIDX Register 2
027A 8394	DFMPPRXY2	Destination FIFO Memory Protection Proxy Register 2
027A 8398 - 027A 83BC	-	Reserved
027A 83C0	DFOPT3	Destination FIFO Options Register 3
027A 83C4	DFSRC3	Destination FIFO Source Address Register 3
027A 83C8	DFCNT3	Destination FIFO Count Register 3
027A 83CC	DFDST3	Destination FIFO Destination Address Register 3
027A 83D0	DFBIDX3	Destination FIFO BIDX Register 3
027A 83D4	DFMPPRXY3	Destination FIFO Memory Protection Proxy Register 3
027A 83D8 - 027A FFFC	-	Reserved
End of Table 7-30		

7.5 Interrupts

7.5.1 Interrupt Sources and Interrupt Controller

The CPU interrupts on the C6674 device are configured through the C66x CorePac Interrupt Controller. The interrupt controller allows for up to 128 system events to be programmed to any of the twelve CPU interrupt inputs (CPUINT4 - CPUINT15), the CPU exception input (EXCEP), or the advanced emulation logic. The 128 system events consist of both internally-generated events (within the CorePac) and chip-level events.

Additional system events are routed to each of the C66x CorePacs to provide chip-level events that are not required as CPU interrupts/exceptions to be routed to the interrupt controller as emulation events. Additionally, error-class events or infrequently used events are also routed through the system event router to offload the C66x CorePac interrupt selector. This is accomplished through INTC blocks, INTC[2:0], with one controller per C66x CorePac. This is clocked using CPU/6.

The event controllers consist of simple combination logic to provide additional events to each C66x CorePac, plus the TPCC. INTC0 provides 17 additional events as well as 8 broadcast events to each of the C66x CorePacs, INTC2 provides 26 and 24 additional events to TPCC1 and TPCC2 respectively, and INTC3 provides 8 and 32 additional events to TPCC0 and HyperLink respectively.

There are a large amount of events on the chip level. The chip level INTC provides a flexible way to combine and remap those events. Multiple events can be combined to a single event through chip level INTC. However, an event can only be mapped to a single event output from the chip level INTC. The chip level INTC also allows the software to trigger system event through memory writes. The broadcast events to C66x CorePacs can be used for synchronization among multiple cores or inter-processor communication purpose and etc. For more details on the INTC features, please refer to the *Interrupt Controller (INTC) for KeyStone Devices User Guide* (literature number [SPRUGW4](#)).

Figure 7-12 shows the C6674 interrupt topology.

Figure 7-12 TMS320C6674 Interrupt Topology




Table 7-31 shows the mapping of system events. For more information on the Interrupt Controller, see the C66x CorePac User Guide (literature number [SPRUGW0](#)).

Table 7-31 TMS320C6674 System Event Mapping — C66x CorePac Primary Interrupts (Part 1 of 4)

Event Number	Interrupt Event	Description
0	EVT0	Event combiner 0 output
1	EVT1	Event combiner 1 output
2	EVT2	Event combiner 2 output
3	EVT3	Event combiner 3 output
4	TETBHFULLINTn ¹	TETB is half full
5	TETBFULLINTn ¹	TETB is full
6	TETBACQINTn ¹	Acquisition has been completed
7	TETBOVFLINTn ¹	Overflow Condition Interrupt

Table 7-31 TMS320C6674 System Event Mapping — C66x CorePac Primary Interrupts (Part 2 of 4)

Event Number	Interrupt Event	Description
8	TETBUNFLINT _n ¹	Underflow Condition Interrupt
9	EMU_DTDMA	ECM interrupt for:
		1. Host scan access
		2. DTDMA transfer complete
		3. AET interrupt
10	MSMC_mpf_errorn ⁴	Memory protection fault indicators for local core
11	EMU_RTDXRX	RTDX receive complete
12	EMU_RTDXTX	RTDX transmit complete
13	IDMA0	IDMA Channel 0 Interrupt
14	IDMA1	IDMA Channel 1 Interrupt
15	SEMERR _n ²	Semaphore Error Interrupt
16	SEMINT _n ²	Semaphore Interrupt
17	PCIEpress_MSI_INT _n ³	Message Signaled Interrupt Mode
18	TSIP0_ERRINT[n] ¹⁰	TSIP0 receive/transmit error interrupt
19	TSIP1_ERRINT[n] ¹⁰	TSIP1 receive/transmit error interrupt
20	INTDST(n+16) ⁹	SRIO Interrupt
21	INTC0_OUT(32+0+11*n)	Interrupt Controller Output
22	INTC0_OUT(32+1+11*n)	Interrupt Controller Output
23	INTC0_OUT(32+2+11*n)	Interrupt Controller Output
24	INTC0_OUT(32+3+11*n)	Interrupt Controller Output
25	INTC0_OUT(32+4+11*n)	Interrupt Controller Output
26	INTC0_OUT(32+5+11*n)	Interrupt Controller Output
27	INTC0_OUT(32+6+11*n)	Interrupt Controller Output
28	INTC0_OUT(32+7+11*n)	Interrupt Controller Output
29	INTC0_OUT(32+8+11*n)	Interrupt Controller Output
30	INTC0_OUT(32+9+11*n)	Interrupt Controller Output
31	INTC0_OUT(32+10+11*n)	Interrupt Controller Output
32	QM_INT_LOW_0	QM interrupt
33	QM_INT_LOW_1	QM interrupt
34	QM_INT_LOW_2	QM interrupt
35	QM_INT_LOW_3	QM interrupt
36	QM_INT_LOW_4	QM interrupt
37	QM_INT_LOW_5	QM interrupt
38	QM_INT_LOW_6	QM interrupt
39	QM_INT_LOW_7	QM interrupt
40	QM_INT_LOW_8	QM interrupt
41	QM_INT_LOW_9	QM interrupt
42	QM_INT_LOW_10	QM interrupt
43	QM_INT_LOW_11	QM interrupt
44	QM_INT_LOW_12	QM interrupt
45	QM_INT_LOW_13	QM interrupt
46	QM_INT_LOW_14	QM interrupt
47	QM_INT_LOW_15	QM interrupt
48	QM_INT_HIGH_n ⁸	QM interrupt

Table 7-31 TMS320C6674 System Event Mapping — C66x CorePac Primary Interrupts (Part 3 of 4)

Event Number	Interrupt Event	Description
49	QM_INT_HIGH_(n+8) ⁸	QM interrupt
50	QM_INT_HIGH_(n+16) ⁸	QM interrupt
51	QM_INT_HIGH_(n+24) ⁸	QM interrupt
52	TSIP0_RFSINT[n] ¹⁰	TSIP0 receive Frame Sync interrupt
53	TSIP0_RSFINT[n] ¹⁰	TSIP0 receive Super frame interrupt
54	TSIP0_XFSINT[n] ¹⁰	TSIP0 transmit Frame Sync interrupt
55	TSIP0_XSFINT[n] ¹⁰	TSIP0 transmit Super frame interrupt
56	TSIP1_RFSINT[n] ¹⁰	TSIP1 receive Frame Sync interrupt
57	TSIP1_RSFINT[n] ¹⁰	TSIP1 receive Super frame interrupt
58	TSIP1_XFSINT[n] ¹⁰	TSIP1 transmit Frame Sync interrupt
59	TSIP1_XSFINT[n] ¹⁰	TSIP1 transmit Super frame interrupt
60	Reserved	
61	Reserved	
62	INTC0_OUT(2+8*n)	Interrupt Controller Output
63	INTC0_OUT(3+8*n)	Interrupt Controller Output
64	TINTLn ⁶	Local Timer interrupt low
65	TINTHn ⁶	Local Timer interrupt high
66	Reserved	
67	Reserved	
68	Reserved	
69	Reserved	
70	Reserved	
71	Reserved	
72	Reserved	
73	Reserved	
74	Reserved	
75	Reserved	
76	Reserved	
77	Reserved	
78	Reserved	
79	Reserved	
80	Reserved	
81	Reserved	
82	GPINT8	Local GPIO Interrupt
83	GPINT9	Local GPIO Interrupt
84	GPINT10	Local GPIO Interrupt
85	GPINT11	Local GPIO Interrupt
86	GPINT12	Local GPIO Interrupt
87	GPINT13	Local GPIO Interrupt
88	GPINT14	Local GPIO Interrupt
89	GPINT15	Local GPIO Interrupt
90	GPINTn ⁵	Local GPIO Interrupt
91	IPC_LOCAL	Inter DSP Interrupt from IPCGRn
92	INTC0_OUT(4+8*n)	Interrupt Controller Output

Table 7-31 TMS320C6674 System Event Mapping — C66x CorePac Primary Interrupts (Part 4 of 4)

Event Number	Interrupt Event	Description
93	INTC0_OUT(5+8*n)	Interrupt Controller Output
94	INTC0_OUT(6+8*n)	Interrupt Controller Output
95	INTC0_OUT(7+8*n)	Interrupt Controller Output
96	INTERR	Dropped CPU interrupt event
97	EMC_IDMAERR	Invalid IDMA parameters
98	Reserved	
99	Reserved	
100	EFIINTA	EFI Interrupt from Side A
101	EFIINTB	EFI Interrupt from Side B
102	INTC0_OUT0	Interrupt Controller Output
103	INTC0_OUT1	Interrupt Controller Output
104	INTC0_OUT8	Interrupt Controller Output
105	INTC0_OUT9	Interrupt Controller Output
106	INTC0_OUT16	Interrupt Controller Output
107	INTC0_OUT17	Interrupt Controller Output
108	INTC0_OUT24	Interrupt Controller Output
109	INTC0_OUT25	Interrupt Controller Output
110	MDMAERREVT	VbusM error event
111	Reserved	
112	CPU/2_EDMACC_AETEV	CPU/2_TPCC AET Event
113	PMC_ED	Single bit error detected during DMA read
114	CPU/3_1_EDMACC_AETEV	CPU/3_1_TPCC AET Event
115	CPU/3_2_EDMACC_AETEV	CPU/3_2_TPCC AET Event
116	UMC_ED1	Corrected bit error detected
117	UMC_ED2	Uncorrected bit error detected
118	PDC_INT	Power Down sleep interrupt
119	SYS_CMPA	SYS DSP Memory Protection fault event
120	PMC_CMPA	PMC DSP Core Protection fault event
121	PMC_DMPA	PMC Memory Protection fault event
122	DMC_CMPA	DMC DSP Core Protection fault event
123	DMC_DMPA	DMC Memory Protection fault event
124	UMC_CMPA	UMC DSP Core Protection fault event
125	UMC_DMPA	UMC Memory Protection fault event
126	EMC_CMPA	EMC DSP Core Protection fault event
127	EMC_BUSERR	EMC
- core[n] will receive TETBHFULLINTn, TETBFULLINTn, TETBACQINTn, TETBOVFLINTn and TETBUNFLINTn. - core[n] will receive SEMINTn and SEMERRn. - core[n] will receive PCIExpress_MSI_INTn. - core[n] will receive MSMC_mpf_errorn. - core[n] will receive GPINTn. - core[n] will receive TINTLn and TINTHn. - n is core number. - core[n] will receive INTDST(n+16). - core[n] will receive TSIPx_xxx[n]		
End of Table 7-31		

Table 7-32 INTC0 Event Inputs (Secondary Interrupts for C66x CorePacs) (Part 1 of 4)

Input Event# on CP_INTC	System Interrupt	Description
0	CPU/3_1_EDMACC_ERRINT	CPU/3_1_TPCC Error Interrupt
1	CPU/3_1_EDMACC_MPINT	CPU/3_1_TPCC Memory Protection Interrupt
2	CPU/3_1_EDMATC_ERRINT0	CPU/3_1_TPTC0 Error Interrupt
3	CPU/3_1_EDMATC_ERRINT1	CPU/3_1_TPTC1 Error Interrupt
4	CPU/3_1_EDMATC_ERRINT2	CPU/3_1_TPTC2 Error Interrupt
5	CPU/3_1_EDMATC_ERRINT3	CPU/3_1_TPTC3 Error Interrupt
6	CPU/3_1_EDMACC_GINT	CPU/3_1_TPCC GINT
7	Reserved	
8	CPU/3_1_TPCCINT0	CPU/3_1_TPCC Individual Completion Interrupt
9	CPU/3_1_TPCCINT1	CPU/3_1_TPCC Individual Completion Interrupt
10	CPU/3_1_TPCCINT2	CPU/3_1_TPCC Individual Completion Interrupt
11	CPU/3_1_TPCCINT3	CPU/3_1_TPCC Individual Completion Interrupt
12	CPU/3_1_TPCCINT4	CPU/3_1_TPCC Individual Completion Interrupt
13	CPU/3_1_TPCCINT5	CPU/3_1_TPCC Individual Completion Interrupt
14	CPU/3_1_TPCCINT6	CPU/3_1_TPCC Individual Completion Interrupt
15	CPU/3_1_TPCCINT7	CPU/3_1_TPCC Individual Completion Interrupt
16	CPU/3_2_EDMACC_ERRINT	CPU/3_2_TPCC Error Interrupt
17	CPU/3_2_EDMACC_MPINT	CPU/3_2_TPCC Memory Protection Interrupt
18	CPU/3_2_EDMATC_ERRINT0	CPU/3_2_TPTC0 Error Interrupt
19	CPU/3_2_EDMATC_ERRINT1	CPU/3_2_TPTC1 Error Interrupt
20	CPU/3_2_EDMATC_ERRINT2	CPU/3_2_TPTC2 Error Interrupt
21	CPU/3_2_EDMATC_ERRINT3	CPU/3_2_TPTC3 Error Interrupt
22	CPU/3_2_EDMACC_GINT	CPU/3_2_TPCC GINT
23	Reserved	
24	CPU/3_2_TPCCINT0	CPU/3_2_TPCC Individual Completion Interrupt
25	CPU/3_2_TPCCINT1	CPU/3_2_TPCC Individual Completion Interrupt
26	CPU/3_2_TPCCINT2	CPU/3_2_TPCC Individual Completion Interrupt
27	CPU/3_2_TPCCINT3	CPU/3_2_TPCC Individual Completion Interrupt
28	CPU/3_2_TPCCINT4	CPU/3_2_TPCC Individual Completion Interrupt
29	CPU/3_2_TPCCINT5	CPU/3_2_TPCC Individual Completion Interrupt
30	CPU/3_2_TPCCINT6	CPU/3_2_TPCC Individual Completion Interrupt
31	CPU/3_2_TPCCINT7	CPU/3_2_TPCC Individual Completion Interrupt
32	CPU/2_EDMACC_ERRINT	CPU/2_TPCC Error Interrupt
33	CPU/2_EDMACC_MPINT	CPU/2_TPCC Memory Protection Interrupt
34	CPU/2_EDMATC_ERRINT0	CPU/2_TPTC0 Error Interrupt
35	CPU/2_EDMATC_ERRINT1	CPU/2_TPTC1 Error Interrupt
36	CPU/2_EDMACC_GINT	CPU/2_TPCC GINT
37	Reserved	
38	CPU/2_TPCCINT0	CPU/2_TPCC Individual Completion Interrupt
39	CPU/2_TPCCINT1	CPU/2_TPCC Individual Completion Interrupt
40	CPU/2_TPCCINT2	CPU/2_TPCC Individual Completion Interrupt
41	CPU/2_TPCCINT3	CPU/2_TPCC Individual Completion Interrupt
42	CPU/2_TPCCINT4	CPU/2_TPCC Individual Completion Interrupt
43	CPU/2_TPCCINT5	CPU/2_TPCC Individual Completion Interrupt

Table 7-32 INTC0 Event Inputs (Secondary Interrupts for C66x CorePacs) (Part 2 of 4)

Input Event# on CP_INTC	System Interrupt	Description
44	CPU/2_TPCCINT6	CPU/2_TPCC Individual Completion Interrupt
45	CPU/2_TPCCINT7	CPU/2_TPCC Individual Completion Interrupt
46	Reserved	
47	QM_INT_PASS_TXQ_PEND_12	QM_SS_PASS pend event
48	PCIExpress_ERR_INT	Protocol Error Interrupt
49	PCIExpress_PM_INT	Power Management Interrupt
50	PCIExpress_Legacy_INTA	Legacy Interrupt Mode
51	PCIExpress_Legacy_INTB	Legacy Interrupt Mode
52	PCIExpress_Legacy_INTC	Legacy Interrupt Mode
53	PCIExpress_Legacy_INTD	Legacy Interrupt Mode
54	SPIINT0	SPI Interrupt0
55	SPIINT1	SPI Interrupt1
56	SPIXEVT	Transmit event
57	SPIREVT	Receive event
58	I2CINT	I2C interrupt
59	I2CREVT	I2C Receive event
60	I2CXEVT	I2C Transmit event
61	Reserved	
62	Reserved	
63	TETBHFULLINT	TETB is half full
64	TETBFULLINT	TETB is full
65	TETBACQINT	Acquisition has been completed
66	TETBOVFLINT	Overflow condition occur
67	TETBUNFLINT	Underflow condition occur
68	mdio_link_intr0	PASS_mdio Interrupt
69	mdio_link_intr1	PASS_mdio Interrupt
70	mdio_user_intr0	PASS_mdio Interrupt
71	mdio_user_intr1	PASS_mdio Interrupt
72	misc_intr	PASS_misc Interrupt
73	CP_Tracer_core_0_INTD	CP_Tracer sliding time window interrupt for individual core
74	CP_Tracer_core_1_INTD	CP_Tracer sliding time window interrupt for individual core
75	CP_Tracer_core_2_INTD	CP_Tracer sliding time window interrupt for individual core
76	CP_Tracer_core_3_INTD	CP_Tracer sliding time window interrupt for individual core
77	CP_Tracer_DDR_INTD	CP_Tracer sliding time window interrupt for DDR3 EMIF1
78	CP_Tracer_MSMC_0_INTD	CP_Tracer sliding time window interrupt for MSMC SRAM Bank0
79	CP_Tracer_MSMC_1_INTD	CP_Tracer sliding time window interrupt for MSMC SRAM Bank1
80	CP_Tracer_MSMC_2_INTD	CP_Tracer sliding time window interrupt for MSMC SRAM Bank2
81	CP_Tracer_MSMC_3_INTD	CP_Tracer sliding time window interrupt for MSMC SRAM Bank3
81	CP_Tracer_CFG_INTD	CP_Tracer sliding time window interrupt for CFG0 SCR
82	CP_Tracer_QM_SS_CFG_INTD	CP_Tracer sliding time window interrupt for QM_SS CFG
84	CP_Tracer_QM_SS_DMA_INTD	CP_Tracer sliding time window interrupt for QM_SS Slave
85	CP_Tracer_SEM_INTD	CP_Tracer sliding time window interrupt for Semaphore
86	PSC_ALLINT	Power & Sleep Controller Interrupt
87	MSMC_scrub_cerror	Correctable (1-bit) soft error detected during scrub cycle

Table 7-32 INTC0 Event Inputs (Secondary Interrupts for C66x CorePacs) (Part 3 of 4)

Input Event# on CP_INTC	System Interrupt	Description
88	BOOTCFG_INTD	Chip-level MMR Error Register
89	Reserved	Reserved
90	MPU0_INTD (MPU0_ADDR_ERR_INT and MPU0_PROT_ERR_INT combined)	MPU0 Addressing violation interrupt and Protection violation interrupt.
91	QM_INT_PASS_TXQ_PEND_13	QM_SS_PASS pend event
92	MPU1_INTD (MPU1_ADDR_ERR_INT and MPU1_PROT_ERR_INT combined)	MPU1 Addressing violation interrupt and Protection violation interrupt.
93	QM_INT_PASS_TXQ_PEND_14	QM_SS_PASS pend event
94	MPU2_INTD (MPU2_ADDR_ERR_INT and MPU2_PROT_ERR_INT combined)	MPU2 Addressing violation interrupt and Protection violation interrupt.
95	QM_INT_PASS_TXQ_PEND_15	QM_SS_PASS pend event
96	MPU3_INTD (MPU3_ADDR_ERR_INT and MPU3_PROT_ERR_INT combined)	MPU3 Addressing violation interrupt and Protection violation interrupt.
97	QM_INT_PASS_TXQ_PEND_16	QM_SS_PASS pend event
98	MSMC_dedc_cerror	Correctable (1-bit) soft error detected on SRAM read
99	MSMC_dedc_nc_error	Non-correctable (2-bit) soft error detected on SRAM read
100	MSMC_scrub_nc_error	Non-correctable (2-bit) soft error detected during scrub cycle
101	Reserved	
102	MSMC_mpf_error8	Memory protection fault indicators for each system master PrivID
103	MSMC_mpf_error9	Memory protection fault indicators for each system master PrivID
104	MSMC_mpf_error10	Memory protection fault indicators for each system master PrivID
105	MSMC_mpf_error11	Memory protection fault indicators for each system master PrivID
105	MSMC_mpf_error12	Memory protection fault indicators for each system master PrivID
107	MSMC_mpf_error13	Memory protection fault indicators for each system master PrivID
108	MSMC_mpf_error14	Memory protection fault indicators for each system master PrivID
109	MSMC_mpf_error15	Memory protection fault indicators for each system master PrivID
110	DDR3_ERR	DDR3 EMIF error interrupt
111	Hyperbridge_int_o	Hyperbridge Interrupt
112	INTDST0	RapidIO Interrupt
113	INTDST1	RapidIO Interrupt
114	INTDST2	RapidIO Interrupt
115	INTDST3	RapidIO Interrupt
116	INTDST4	RapidIO Interrupt
117	INTDST5	RapidIO Interrupt
118	INTDST6	RapidIO Interrupt
119	INTDST7	RapidIO Interrupt
120	INTDST8	RapidIO Interrupt
121	INTDST9	RapidIO Interrupt
122	INTDST10	RapidIO Interrupt
123	INTDST11	RapidIO Interrupt
124	INTDST12	RapidIO Interrupt
125	INTDST13	RapidIO Interrupt
126	INTDST14	RapidIO Interrupt
127	INTDST15	RapidIO Interrupt
128	EASYNERR	EMIF16 Error Interrupt

Table 7-32 INTC0 Event Inputs (Secondary Interrupts for C66x CorePacs) (Part 4 of 4)

Input Event# on CP_INTC	System Interrupt	Description
129	CP_Tracer_core_4_INTD	CP_Tracer sliding time window interrupt for individual core
130	CP_Tracer_core_5_INTD	CP_Tracer sliding time window interrupt for individual core
131	CP_Tracer_core_6_INTD	CP_Tracer sliding time window interrupt for individual core
132	CP_Tracer_core_7_INTD	CP_Tracer sliding time window interrupt for individual core
133	QM_INT_CDMA_0	QM Interrupt for CDMA Starvation
134	QM_INT_CDMA_1	QM Interrupt for CDMA Starvation
135	RapidIO_INT_CDMA_0	RapidIO Interrupt for CDMA Starvation
136	PASS_INT_CDMA_0	PASS Interrupt for CDMA Starvation
137	SmartReflex_intrreq0	SmartReflex Sensor interrupt
138	SmartReflex_intrreq1	SmartReflex Sensor interrupt
139	SmartReflex_intrreq2	SmartReflex Sensor interrupt
140	SmartReflex_intrreq3	SmartReflex Sensor interrupt
141	VPNoSMPSAck	VPVOLTUPDATE has been asserted but SMPS has not been responded in a defined time interval
142	VPEqValue	SRSINTERUPTZ is asserted, but the new voltage is not different from the current SMPS voltage.
143	VPMaxVdd	the new voltage required is equal to or greater than MaxVdd.
144	VPMInVdd	the new voltage required is equal to or less than MinVdd.
145	VPINIDLE	Indicating that the FSM of Voltage Processor is in idle.
146	VPOPPChangeDone	Indicating that the average frequency error is within the desired limit.
147	Reserved	
148	UARTINT	UART Interrupt
149	URXEVT	UART Receive Event
150	UTXEVT	UART Transmit Event
151	QM_INT_PASS_TXQ_PEND_17	QM_SS_PASS pend event
152	QM_INT_PASS_TXQ_PEND_18	QM_SS_PASS pend event
153	QM_INT_PASS_TXQ_PEND_19	QM_SS_PASS pend event
154	QM_INT_PASS_TXQ_PEND_20	QM_SS_PASS pend event
155	QM_INT_PASS_TXQ_PEND_21	QM_SS_PASS pend event
156	QM_INT_PASS_TXQ_PEND_22	QM_SS_PASS pend event
157	QM_INT_PASS_TXQ_PEND_23	QM_SS_PASS pend event
158	QM_INT_PASS_TXQ_PEND_24	QM_SS_PASS pend event
159	QM_INT_PASS_TXQ_PEND_25	QM_SS_PASS pend event
End of Table 7-32		

Table 7-33 INTC2 Event Inputs (Secondary Events for TPCC1 and TPCC2) (Part 1 of 5)

Input Event # on INTC	System Interrupt	Description
0	GPINT8	GPIO Interrupt
1	GPINT9	GPIO Interrupt
2	GPINT10	GPIO Interrupt
3	GPINT11	GPIO Interrupt
4	GPINT12	GPIO Interrupt
5	GPINT13	GPIO Interrupt
6	GPINT14	GPIO Interrupt

Table 7-33 INTC2 Event Inputs (Secondary Events for TPCC1 and TPCC2) (Part 2 of 5)

Input Event # on INTC	System Interrupt	Description
7	GPINT15	GPIO Interrupt
8	TETBHFULLINT	TETB is half full
9	TETBFULLINT	TETB is full
10	TETBACQINT	Acquisition has been completed
11	TETBHFULLINT0	TETB is half full
12	TETBFULLINT0	TETB is full
13	TETBACQINT0	Acquisition has been completed
14	TETBHFULLINT1	TETB is half full
15	TETBFULLINT1	TETB is full
16	TETBACQINT1	Acquisition has been completed
17	TETBHFULLINT2	TETB is half full
18	TETBFULLINT2	TETB is full
19	TETBACQINT2	Acquisition has been completed
20	TETBHFULLINT3	TETB is half full
21	TETBFULLINT3	TETB is full
22	TETBACQINT3	Acquisition has been completed
23	Reserved	
24	QM_INT_HIGH_16	QM Interrupt for IPC_core_0
25	QM_INT_HIGH_17	QM Interrupt for IPC_core_1
26	QM_INT_HIGH_18	QM Interrupt for IPC_core_2
27	QM_INT_HIGH_19	QM Interrupt for IPC_core_3
28	Reserved	
29	Reserved	
30	Reserved	
31	Reserved	
32	QM_INT_HIGH_24	QM Interrupt for IPC_core_0
33	QM_INT_HIGH_25	QM Interrupt for IPC_core_1
34	QM_INT_HIGH_26	QM Interrupt for IPC_core_2
35	QM_INT_HIGH_27	QM Interrupt for IPC_core_3
36	Reserved	
37	Reserved	
38	Reserved	
39	Reserved	
40	mdio_link_intr0	PASS_mdio Interrupt
41	mdio_link_intr1	PASS_mdio Interrupt
42	mdio_user_intr0	PASS_mdio Interrupt
43	mdio_user_intr1	PASS_mdio Interrupt
44	misc_intr	PASS_misc Interrupt
45	Tracer_core_0_INTD	Tracer sliding time window interrupt for individual core
46	Tracer_core_1_INTD	Tracer sliding time window interrupt for individual core
47	Tracer_core_2_INTD	Tracer sliding time window interrupt for individual core
48	Tracer_core_3_INTD	Tracer sliding time window interrupt for individual core
49	Tracer_DDR_INTD	Tracer sliding time window interrupt for DDR3 EMIF1
50	Tracer_MSMC_0_INTD	Tracer sliding time window interrupt for MSMC SRAM Bank0

Table 7-33 INTC2 Event Inputs (Secondary Events for TPCC1 and TPCC2) (Part 3 of 5)

Input Event # on INTC	System Interrupt	Description
51	Tracer_MSMC_1_INTD	Tracer sliding time window interrupt for MSMC SRAM Bank1
52	Tracer_MSMC_2_INTD	Tracer sliding time window interrupt for MSMC SRAM Bank2
53	Tracer_MSMC_3_INTD	Tracer sliding time window interrupt for MSMC SRAM Bank3
54	Tracer_CFG_INTD	Tracer sliding time window interrupt for CFG0 SCR
55	Tracer_QM_SS_CFG_INTD	Tracer sliding time window interrupt for QM_SS CFG
56	Tracer_QM_SS_DMA_INTD	Tracer sliding time window interrupt for QM_SS Slave port
57	Tracer_SEM_INTD	Tracer sliding time window interrupt for Semaphore
58	SEMERR0	Semaphore interrupt
59	SEMERR1	Semaphore interrupt
60	SEMERR2	Semaphore interrupt
61	SEMERR3	Semaphore interrupt
62	BOOTCFG_INTD	BOOTCFG Interrupt BOOTCFG_ERR and BOOTCFG_PROT
63	PASS_INT_CDMA_0	PASS Interrupt for CDMA Starvation
64	MPU0_INTD (MPU0_ADDR_ERR_INT and MPU0_PROT_ERR_INT combined)	MPU0 Addressing violation interrupt and Protection violation interrupt.
65	MSMC_scrub_cerror	Correctable (1-bit) soft error detected during scrub cycle
66	MPU1_INTD (MPU1_ADDR_ERR_INT and MPU1_PROT_ERR_INT combined)	MPU1 Addressing violation interrupt and Protection violation interrupt.
67	RapidIO_INT_CDMA_0	RapidIO Interrupt for CDMA Starvation
68	MPU2_INTD (MPU2_ADDR_ERR_INT and MPU2_PROT_ERR_INT combined)	MPU2 Addressing violation interrupt and Protection violation interrupt.
69	QM_INT_CDMA_0	QM Interrupt for CDMA Starvation
70	MPU3_INTD (MPU3_ADDR_ERR_INT and MPU3_PROT_ERR_INT combined)	MPU3 Addressing violation interrupt and Protection violation interrupt.
71	QM_INT_CDMA_1	QM Interrupt for CDMA Starvation
72	MSMC_dedc_cerror	Correctable (1-bit) soft error detected on SRAM read
73	MSMC_dedc_nc_error	Non-correctable (2-bit) soft error detected on SRAM read
74	MSMC_scrub_nc_error	Non-correctable (2-bit) soft error detected during scrub cycle
75	Reserved	
76	MSMC_mpf_error0	Memory protection fault indicators for each system master PrivID
77	MSMC_mpf_error1	Memory protection fault indicators for each system master PrivID
78	MSMC_mpf_error2	Memory protection fault indicators for each system master PrivID
79	MSMC_mpf_error3	Memory protection fault indicators for each system master PrivID
80	MSMC_mpf_error4	Memory protection fault indicators for each system master PrivID
81	MSMC_mpf_error5	Memory protection fault indicators for each system master PrivID
82	MSMC_mpf_error6	Memory protection fault indicators for each system master PrivID
83	MSMC_mpf_error7	Memory protection fault indicators for each system master PrivID
84	MSMC_mpf_error8	Memory protection fault indicators for each system master PrivID
85	MSMC_mpf_error9	Memory protection fault indicators for each system master PrivID
86	MSMC_mpf_error10	Memory protection fault indicators for each system master PrivID
87	MSMC_mpf_error11	Memory protection fault indicators for each system master PrivID
88	MSMC_mpf_error12	Memory protection fault indicators for each system master PrivID
89	MSMC_mpf_error13	Memory protection fault indicators for each system master PrivID
90	MSMC_mpf_error14	Memory protection fault indicators for each system master PrivID
91	MSMC_mpf_error15	Memory protection fault indicators for each system master PrivID

Table 7-33 INTC2 Event Inputs (Secondary Events for TPCC1 and TPCC2) (Part 4 of 5)

Input Event # on INTC	System Interrupt	Description
92	Reserved	
93	INTDST0	RapidIO Interrupt
94	INTDST1	RapidIO Interrupt
95	INTDST2	RapidIO Interrupt
96	INTDST3	RapidIO Interrupt
97	INTDST4	RapidIO Interrupt
98	INTDST5	RapidIO Interrupt
99	INTDST6	RapidIO Interrupt
100	INTDST7	RapidIO Interrupt
101	INTDST8	RapidIO Interrupt
102	INTDST9	RapidIO Interrupt
103	INTDST10	RapidIO Interrupt
104	INTDST11	RapidIO Interrupt
105	INTDST12	RapidIO Interrupt
106	INTDST13	RapidIO Interrupt
107	INTDST14	RapidIO Interrupt
108	INTDST15	RapidIO Interrupt
109	INTDST16	RapidIO Interrupt
110	INTDST17	RapidIO Interrupt
111	INTDST18	RapidIO Interrupt
112	INTDST19	RapidIO Interrupt
113	INTDST20	RapidIO Interrupt
114	INTDST21	RapidIO Interrupt
115	INTDST22	RapidIO Interrupt
116	INTDST23	RapidIO Interrupt
117	EASYNCERR	EMIF16 Error Interrupt
118	TETBHFULLINT4	TETB is half full
119	TETBFULLINT4	TETB is full
120	TETBACQINT4	Acquisition has been completed
121	TETBHFULLINT5	TETB is half full
122	TETBFULLINT5	TETB is full
123	TETBACQINT5	Acquisition has been completed
124	TETBHFULLINT6	TETB is half full
125	TETBFULLINT6	TETB is full
126	TETBACQINT6	Acquisition has been completed
127	TETBHFULLINT7	TETB is half full
128	TETBFULLINT7	TETB is full
129	TETBACQINT7	Acquisition has been completed
130	Reserved	
131	Reserved	
132	Reserved	
133	Reserved	
134	SEMERR4	Semaphore error interrupt
135	SEMERR5	Semaphore error interrupt

Table 7-33 INTC2 Event Inputs (Secondary Events for TPCC1 and TPCC2) (Part 5 of 5)

Input Event # on INTC	System Interrupt	Description
136	SEMERR6	Semaphore error interrupt
137	SEMERR7	Semaphore error interrupt
138	QM_INT_HIGH_0	QM interrupt
139	QM_INT_HIGH_1	QM interrupt
140	QM_INT_HIGH_2	QM interrupt
141	QM_INT_HIGH_3	QM interrupt
142	QM_INT_HIGH_4	QM interrupt
143	QM_INT_HIGH_5	QM interrupt
End of Table 7-33		

Table 7-34 INTC3 Event Inputs (Secondary Events for TPCC0 and HyperLink) (Part 1 of 2)

Input Event # on INTC	System Interrupt	Description
0	GPINT0	GPIO Interrupt
1	GPINT1	GPIO Interrupt
2	GPINT2	GPIO Interrupt
3	GPINT3	GPIO Interrupt
4	GPINT4	GPIO Interrupt
5	GPINT5	GPIO Interrupt
6	GPINT6	GPIO Interrupt
7	GPINT7	GPIO Interrupt
8	GPINT8	GPIO Interrupt
9	GPINT9	GPIO Interrupt
10	GPINT10	GPIO Interrupt
11	GPINT11	GPIO Interrupt
12	GPINT12	GPIO Interrupt
13	GPINT13	GPIO Interrupt
14	GPINT14	GPIO Interrupt
15	GPINT15	GPIO Interrupt
16	TETBHFULLINT	TETB is half full
17	TETBFULLINT	TETB is full
18	TETBACQINT	Acquisition has been completed
19	TETBHFULLINT0	TETB is half full
20	TETBFULLINT0	TETB is full
21	TETBACQINT0	Acquisition has been completed
22	TETBHFULLINT1	TETB is half full
23	TETBFULLINT1	TETB is full
24	TETBACQINT1	Acquisition has been completed
25	TETBHFULLINT2	TETB is half full
26	TETBFULLINT2	TETB is full
27	TETBACQINT2	Acquisition has been completed
28	TETBHFULLINT3	TETB is half full
29	TETBFULLINT3	TETB is full
30	TETBACQINT3	Acquisition has been completed
31	Tracer_core_0_INTD	Tracer sliding time window interrupt for individual core

Table 7-34 INTC3 Event Inputs (Secondary Events for TPCC0 and HyperLink) (Part 2 of 2)

Input Event # on INTC	System Interrupt	Description
32	Tracer_core_1_INTD	Tracer sliding time window interrupt for individual core
33	Tracer_core_2_INTD	Tracer sliding time window interrupt for individual core
34	Tracer_core_3_INTD	Tracer sliding time window interrupt for individual core
35	Tracer_DDR_INTD	Tracer sliding time window interrupt for DDR3 EMIF1
36	Tracer_MSMC_0_INTD	Tracer sliding time window interrupt for MSMC SRAM Bank0
37	Tracer_MSMC_1_INTD	Tracer sliding time window interrupt for MSMC SRAM Bank1
38	Tracer_MSMC_2_INTD	Tracer sliding time window interrupt for MSMC SRAM Bank2
39	Tracer_MSMC_3_INTD	Tracer sliding time window interrupt for MSMC SRAM Bank3
40	Tracer_CFG_INTD	Tracer sliding time window interrupt for CFG0 SCR
41	Tracer_QM_SS_CFG_INTD	Tracer sliding time window interrupt for QM_SS CFG
42	Tracer_QM_SS_DMA_INTD	Tracer sliding time window interrupt for QM_SS Slave port
43	Tracer_SEM_INTD	Tracer sliding time window interrupt for Semaphore
44	vusr_int_o	HyperLink Interrupt
45	TETBHFULLINT4	TETB is half full
46	TETBFULLINT4	TETB is full
47	TETBACQINT4	Acquisition has been completed
48	TETBHFULLINT5	TETB is half full
49	TETBFULLINT5	TETB is full
50	TETBACQINT5	Acquisition has been completed
51	TETBHFULLINT6	TETB is half full
52	TETBFULLINT6	TETB is full
53	TETBACQINT6	Acquisition has been completed
54	TETBHFULLINT7	TETB is half full
55	TETBFULLINT7	TETB is full
56	TETBACQINT7	Acquisition has been completed
57	Reserved	
58	Reserved	
59	Reserved	
60	Reserved	
61	DDR3_ERR	DDR3 EMIF Error interrupt
62	po_vp_smpsack_intr	Indicating that Volt_Proc receives the r-edge at its smpsack input.

End of Table 7-34

7.5.2 INTC Registers

This section includes the offsets for INTC registers. The base addresses for interrupt control registers are INTC0 - 0x0260 0000, INTC1 - 0x0260 4000, INTC2 - 0x0260 8000, and INTC3 - 0x0260 C000. INTC0 - 0x0260 0000, INTC1 - 0x0260 4000

7.5.2.1 INTC0/INTC1 Register Map

Table 7-35 INTC0/INTC1 Register

Address Offset	Register Mnemonic	Register Name
0x0	REVISION_REG	Revision Register
0x4	CONTROL_REG	Control Register
0xc	HOST_CONTROL_REG	Host Control Register

Table 7-35 INTC0/INTC1 Register

Address Offset	Register Mnemonic	Register Name
0x10	GLOBAL_ENABLE_HINT_REG	Global Host Int Enable Register
0x20	STATUS_SET_INDEX_REG	Status Set Index Register
0x24	STATUS_CLR_INDEX_REG	Status Clear Index Register
0x28	ENABLE_SET_INDEX_REG	Enable Set Index Register
0x2c	ENABLE_CLR_INDEX_REG	Enable Clear Index Register
0x34	HINT_ENABLE_SET_INDEX_REG	Host Int Enable Set Index Register
0x38	HINT_ENABLE_CLR_INDEX_REG	Host Int Enable Clear Index Register
0x200	RAW_STATUS_REG0	Raw Status Register 0
0x204	RAW_STATUS_REG1	Raw Status Register 1
0x208	RAW_STATUS_REG2	Raw Status Register 2
0x20c	RAW_STATUS_REG3	Raw Status Register 3
0x210	RAW_STATUS_REG4	Raw Status Register 4
0x280	ENA_STATUS_REG0	Enabled Status Register 0
0x284	ENA_STATUS_REG1	Enabled Status Register 1
0x288	ENA_STATUS_REG2	Enabled Status Register 2
0x28c	ENA_STATUS_REG3	Enabled Status Register 3
0x290	ENA_STATUS_REG4	Enabled Status Register 4
0x300	ENABLE_REG0	Enable Register 0
0x304	ENABLE_REG1	Enable Register 1
0x308	ENABLE_REG2	Enable Register 2
0x30c	ENABLE_REG3	Enable Register 3
0x310	ENABLE_REG4	Enable Register 4
0x380	ENABLE_CLR_REG0	Enable Clear Register 0
0x384	ENABLE_CLR_REG1	Enable Clear Register 1
0x388	ENABLE_CLR_REG2	Enable Clear Register 2
0x38c	ENABLE_CLR_REG3	Enable Clear Register 3
0x390	ENABLE_CLR_REG4	Enable Clear Register 4
0x400	CH_MAP_REG0	Interrupt Channel Map Register for 0 to 0+3
0x404	CH_MAP_REG1	Interrupt Channel Map Register for 4 to 4+3
0x408	CH_MAP_REG2	Interrupt Channel Map Register for 8 to 8+3
0x40c	CH_MAP_REG3	Interrupt Channel Map Register for 12 to 12+3
0x410	CH_MAP_REG4	Interrupt Channel Map Register for 16 to 16+3
0x414	CH_MAP_REG5	Interrupt Channel Map Register for 20 to 20+3
0x418	CH_MAP_REG6	Interrupt Channel Map Register for 24 to 24+3
0x41c	CH_MAP_REG7	Interrupt Channel Map Register for 28 to 28+3
0x420	CH_MAP_REG8	Interrupt Channel Map Register for 32 to 32+3
0x424	CH_MAP_REG9	Interrupt Channel Map Register for 36 to 36+3
0x428	CH_MAP_REG10	Interrupt Channel Map Register for 40 to 40+3
0x42c	CH_MAP_REG11	Interrupt Channel Map Register for 44 to 44+3
0x430	CH_MAP_REG12	Interrupt Channel Map Register for 48 to 48+3
0x434	CH_MAP_REG13	Interrupt Channel Map Register for 52 to 52+3
0x438	CH_MAP_REG14	Interrupt Channel Map Register for 56 to 56+3
0x43c	CH_MAP_REG15	Interrupt Channel Map Register for 60 to 60+3
0x440	CH_MAP_REG16	Interrupt Channel Map Register for 64 to 64+3

Table 7-35 INTC0/INTC1 Register

Address Offset	Register Mnemonic	Register Name
0x444	CH_MAP_REG17	Interrupt Channel Map Register for 68 to 68+3
0x448	CH_MAP_REG18	Interrupt Channel Map Register for 72 to 72+3
0x44c	CH_MAP_REG19	Interrupt Channel Map Register for 76 to 76+3
0x450	CH_MAP_REG20	Interrupt Channel Map Register for 80 to 80+3
0x454	CH_MAP_REG21	Interrupt Channel Map Register for 84 to 84+3
0x458	CH_MAP_REG22	Interrupt Channel Map Register for 88 to 88+3
0x45c	CH_MAP_REG23	Interrupt Channel Map Register for 92 to 92+3
0x460	CH_MAP_REG24	Interrupt Channel Map Register for 96 to 96+3
0x464	CH_MAP_REG25	Interrupt Channel Map Register for 100 to 100+3
0x468	CH_MAP_REG26	Interrupt Channel Map Register for 104 to 104+3
0x46c	CH_MAP_REG27	Interrupt Channel Map Register for 108 to 108+3
0x470	CH_MAP_REG28	Interrupt Channel Map Register for 112 to 112+3
0x474	CH_MAP_REG29	Interrupt Channel Map Register for 116 to 116+3
0x478	CH_MAP_REG30	Interrupt Channel Map Register for 120 to 120+3
0x47c	CH_MAP_REG31	Interrupt Channel Map Register for 124 to 124+3
0x480	CH_MAP_REG32	Interrupt Channel Map Register for 128 to 128+3
0x484	CH_MAP_REG33	Interrupt Channel Map Register for 132 to 132+3
0x488	CH_MAP_REG34	Interrupt Channel Map Register for 136 to 136+3
0x48c	CH_MAP_REG35	Interrupt Channel Map Register for 140 to 140+3
0x490	CH_MAP_REG36	Interrupt Channel Map Register for 144 to 144+3
0x494	CH_MAP_REG37	Interrupt Channel Map Register for 148 to 148+3
0x498	CH_MAP_REG38	Interrupt Channel Map Register for 152 to 152+3
0x49c	CH_MAP_REG39	Interrupt Channel Map Register for 156 to 156+3
0x800	HINT_MAP_REG0	Host Interrupt Map Register for 0 to 0+3
0x804	HINT_MAP_REG1	Host Interrupt Map Register for 4 to 4+3
0x808	HINT_MAP_REG2	Host Interrupt Map Register for 8 to 8+3
0x80c	HINT_MAP_REG3	Host Interrupt Map Register for 12 to 12+3
0x810	HINT_MAP_REG4	Host Interrupt Map Register for 16 to 16+3
0x814	HINT_MAP_REG5	Host Interrupt Map Register for 20 to 20+3
0x818	HINT_MAP_REG6	Host Interrupt Map Register for 24 to 24+3
0x81c	HINT_MAP_REG7	Host Interrupt Map Register for 28 to 28+3
0x820	HINT_MAP_REG8	Host Interrupt Map Register for 32 to 32+3
0x824	HINT_MAP_REG9	Host Interrupt Map Register for 36 to 36+3
0x828	HINT_MAP_REG10	Host Interrupt Map Register for 40 to 40+3
0x82c	HINT_MAP_REG11	Host Interrupt Map Register for 44 to 44+3
0x830	HINT_MAP_REG12	Host Interrupt Map Register for 48 to 48+3
0x834	HINT_MAP_REG13	Host Interrupt Map Register for 52 to 52+3
0x838	HINT_MAP_REG14	Host Interrupt Map Register for 56 to 56+3
0x83c	HINT_MAP_REG15	Host Interrupt Map Register for 60 to 60+3
0x840	HINT_MAP_REG16	Host Interrupt Map Register for 64 to 64+3
0x844	HINT_MAP_REG17	Host Interrupt Map Register for 68 to 68+3
0x848	HINT_MAP_REG18	Host Interrupt Map Register for 72 to 72+3
0x1500	ENABLE_HINT_REG0	Host Int Enable Register 0

Table 7-35 INTC0/INTC1 Register

Address Offset	Register Mnemonic	Register Name
0x1504	ENABLE_HINT_REG1	Host Int Enable Register 1
0x1508	ENABLE_HINT_REG2	Host Int Enable Register 2
End of Table 7-35		

7.5.2.2 INTC2 Register Map

Table 7-36 INTC2 Register

Address Offset	Register Mnemonic	Register Name
0x0	REVISION_REG	Revision Register
0x10	GLOBAL_ENABLE_HINT_REG	Global Host Int Enable Register
0x20	STATUS_SET_INDEX_REG	Status Set Index Register
0x24	STATUS_CLR_INDEX_REG	Status Clear Index Register
0x28	ENABLE_SET_INDEX_REG	Enable Set Index Register
0x2c	ENABLE_CLR_INDEX_REG	Enable Clear Index Register
0x34	HINT_ENABLE_SET_INDEX_REG	Host Int Enable Set Index Register
0x38	HINT_ENABLE_CLR_INDEX_REG	Host Int Enable Clear Index Register
0x200	RAW_STATUS_REG0	Raw Status Register 0
0x204	RAW_STATUS_REG1	Raw Status Register 1
0x208	RAW_STATUS_REG2	Raw Status Register 2
0x20c	RAW_STATUS_REG3	Raw Status Register 3
0x210	RAW_STATUS_REG4	Raw Status Register 4
0x280	ENA_STATUS_REG0	Enabled Status Register 0
0x284	ENA_STATUS_REG1	Enabled Status Register 1
0x288	ENA_STATUS_REG2	Enabled Status Register 2
0x28c	ENA_STATUS_REG3	Enabled Status Register 3
0x290	ENA_STATUS_REG4	Enabled Status Register 4
0x300	ENABLE_REG0	Enable Register 0
0x304	ENABLE_REG1	Enable Register 1
0x308	ENABLE_REG2	Enable Register 2
0x30c	ENABLE_REG3	Enable Register 3
0x310	ENABLE_REG4	Enable Register 4
0x380	ENABLE_CLR_REG0	Enable Clear Register 0
0x384	ENABLE_CLR_REG1	Enable Clear Register 1
0x388	ENABLE_CLR_REG2	Enable Clear Register 2
0x38c	ENABLE_CLR_REG3	Enable Clear Register 3
0x390	ENABLE_CLR_REG4	Enable Clear Register 4
0x400	CH_MAP_REG0	Interrupt Channel Map Register for 0 to 0+3
0x404	CH_MAP_REG1	Interrupt Channel Map Register for 4 to 4+3
0x408	CH_MAP_REG2	Interrupt Channel Map Register for 8 to 8+3
0x40c	CH_MAP_REG3	Interrupt Channel Map Register for 12 to 12+3
0x410	CH_MAP_REG4	Interrupt Channel Map Register for 16 to 16+3
0x414	CH_MAP_REG5	Interrupt Channel Map Register for 20 to 20+3
0x418	CH_MAP_REG6	Interrupt Channel Map Register for 24 to 24+3
0x41c	CH_MAP_REG7	Interrupt Channel Map Register for 28 to 28+3

Table 7-36 INTC2 Register

Address Offset	Register Mnemonic	Register Name
0x420	CH_MAP_REG8	Interrupt Channel Map Register for 32 to 32+3
0x424	CH_MAP_REG9	Interrupt Channel Map Register for 36 to 36+3
0x428	CH_MAP_REG10	Interrupt Channel Map Register for 40 to 40+3
0x42c	CH_MAP_REG11	Interrupt Channel Map Register for 44 to 44+3
0x430	CH_MAP_REG12	Interrupt Channel Map Register for 48 to 48+3
0x434	CH_MAP_REG13	Interrupt Channel Map Register for 52 to 52+3
0x438	CH_MAP_REG14	Interrupt Channel Map Register for 56 to 56+3
0x43c	CH_MAP_REG15	Interrupt Channel Map Register for 60 to 60+3
0x440	CH_MAP_REG16	Interrupt Channel Map Register for 64 to 64+3
0x444	CH_MAP_REG17	Interrupt Channel Map Register for 68 to 68+3
0x448	CH_MAP_REG18	Interrupt Channel Map Register for 72 to 72+3
0x44c	CH_MAP_REG19	Interrupt Channel Map Register for 76 to 76+3
0x450	CH_MAP_REG20	Interrupt Channel Map Register for 80 to 80+3
0x454	CH_MAP_REG21	Interrupt Channel Map Register for 84 to 84+3
0x458	CH_MAP_REG22	Interrupt Channel Map Register for 88 to 88+3
0x45c	CH_MAP_REG23	Interrupt Channel Map Register for 92 to 92+3
0x460	CH_MAP_REG24	Interrupt Channel Map Register for 96 to 96+3
0x464	CH_MAP_REG25	Interrupt Channel Map Register for 100 to 100+3
0x468	CH_MAP_REG26	Interrupt Channel Map Register for 104 to 104+3
0x46c	CH_MAP_REG27	Interrupt Channel Map Register for 108 to 108+3
0x470	CH_MAP_REG28	Interrupt Channel Map Register for 112 to 112+3
0x474	CH_MAP_REG29	Interrupt Channel Map Register for 116 to 116+3
0x478	CH_MAP_REG30	Interrupt Channel Map Register for 120 to 120+3
0x47c	CH_MAP_REG31	Interrupt Channel Map Register for 124 to 124+3
0x480	CH_MAP_REG32	Interrupt Channel Map Register for 128 to 128+3
0x484	CH_MAP_REG33	Interrupt Channel Map Register for 132 to 132+3
0x488	CH_MAP_REG34	Interrupt Channel Map Register for 136 to 136+3
0x48c	CH_MAP_REG35	Interrupt Channel Map Register for 140 to 140+3
0x490	CH_MAP_REG36	Interrupt Channel Map Register for 144 to 144+3
0x494	CH_MAP_REG37	Interrupt Channel Map Register for 148 to 148+3
0x498	CH_MAP_REG38	Interrupt Channel Map Register for 152 to 152+3
0x49c	CH_MAP_REG39	Interrupt Channel Map Register for 156 to 156+3
0x800	HINT_MAP_REG0	Host Interrupt Map Register for 0 to 0+3
0x804	HINT_MAP_REG1	Host Interrupt Map Register for 4 to 4+3
0x808	HINT_MAP_REG2	Host Interrupt Map Register for 8 to 8+3
0x80c	HINT_MAP_REG3	Host Interrupt Map Register for 12 to 12+3
0x810	HINT_MAP_REG4	Host Interrupt Map Register for 16 to 16+3
0x814	HINT_MAP_REG5	Host Interrupt Map Register for 20 to 20+3
0x818	HINT_MAP_REG6	Host Interrupt Map Register for 24 to 24+3
0x81c	HINT_MAP_REG7	Host Interrupt Map Register for 28 to 28+3
0x820	HINT_MAP_REG8	Host Interrupt Map Register for 32 to 32+3
0x824	HINT_MAP_REG9	Host Interrupt Map Register for 36 to 36+3
0x828	HINT_MAP_REG10	Host Interrupt Map Register for 40 to 40+3
0x82c	HINT_MAP_REG11	Host Interrupt Map Register for 44 to 44+3

Table 7-36 INTC2 Register

Address Offset	Register Mnemonic	Register Name
0x830	HINT_MAP_REG12	Host Interrupt Map Register for 48 to 48+3
0x1500	ENABLE_HINT_REG0	Host Int Enable Register 0
0x1504	ENABLE_HINT_REG1	Host Int Enable Register 1
End of Table 7-36	End of Table 7-36	End of Table 7-36

7.5.2.3 INTC3 Register Map

Table 7-37 INTC3 Register

Address Offset	Register Mnemonic	Register Name
0x0	REVISION_REG	Revision Register
0x10	GLOBAL_ENABLE_HINT_REG	Global Host Int Enable Register
0x20	STATUS_SET_INDEX_REG	Status Set Index Register
0x24	STATUS_CLR_INDEX_REG	Status Clear Index Register
0x28	ENABLE_SET_INDEX_REG	Enable Set Index Register
0x2c	ENABLE_CLR_INDEX_REG	Enable Clear Index Register
0x34	HINT_ENABLE_SET_INDEX_REG	Host Int Enable Set Index Register
0x38	HINT_ENABLE_CLR_INDEX_REG	Host Int Enable Clear Index Register
0x200	RAW_STATUS_REG0	Raw Status Register 0
0x204	RAW_STATUS_REG1	Raw Status Register 1
0x280	ENA_STATUS_REG0	Enabled Status Register 0
0x284	ENA_STATUS_REG1	Enabled Status Register 1
0x300	ENABLE_REG0	Enable Register 0
0x304	ENABLE_REG1	Enable Register 1
0x380	ENABLE_CLR_REG0	Enable Clear Register 0
0x384	ENABLE_CLR_REG1	Enable Clear Register 1
0x400	CH_MAP_REG0	Interrupt Channel Map Register for 0 to 0+3
0x404	CH_MAP_REG1	Interrupt Channel Map Register for 4 to 4+3
0x408	CH_MAP_REG2	Interrupt Channel Map Register for 8 to 8+3
0x40c	CH_MAP_REG3	Interrupt Channel Map Register for 12 to 12+3
0x410	CH_MAP_REG4	Interrupt Channel Map Register for 16 to 16+3
0x414	CH_MAP_REG5	Interrupt Channel Map Register for 20 to 20+3
0x418	CH_MAP_REG6	Interrupt Channel Map Register for 24 to 24+3
0x41c	CH_MAP_REG7	Interrupt Channel Map Register for 28 to 28+3
0x420	CH_MAP_REG8	Interrupt Channel Map Register for 32 to 32+3
0x424	CH_MAP_REG9	Interrupt Channel Map Register for 36 to 36+3
0x428	CH_MAP_REG10	Interrupt Channel Map Register for 40 to 40+3
0x42c	CH_MAP_REG11	Interrupt Channel Map Register for 44 to 44+3
0x430	CH_MAP_REG12	Interrupt Channel Map Register for 48 to 48+3
0x434	CH_MAP_REG13	Interrupt Channel Map Register for 52 to 52+3
0x438	CH_MAP_REG14	Interrupt Channel Map Register for 56 to 56+3
0x43c	CH_MAP_REG15	Interrupt Channel Map Register for 60 to 60+3
0x800	HINT_MAP_REG0	Host Interrupt Map Register for 0 to 0+3
0x804	HINT_MAP_REG1	Host Interrupt Map Register for 4 to 4+3
0x808	HINT_MAP_REG2	Host Interrupt Map Register for 8 to 8+3

Table 7-37 INTC3 Register

Address Offset	Register Mnemonic	Register Name
0x80c	HINT_MAP_REG3	Host Interrupt Map Register for 12 to 12+3
0x810	HINT_MAP_REG4	Host Interrupt Map Register for 16 to 16+3
0x814	HINT_MAP_REG5	Host Interrupt Map Register for 20 to 20+3
0x818	HINT_MAP_REG6	Host Interrupt Map Register for 24 to 24+3
0x81c	HINT_MAP_REG7	Host Interrupt Map Register for 28 to 28+3
0x820	HINT_MAP_REG8	Host Interrupt Map Register for 32 to 32+3
0x824	HINT_MAP_REG9	Host Interrupt Map Register for 36 to 36+3
0x1500	ENABLE_HINT_REG0	Host Int Enable Register 0
0x1504	ENABLE_HINT_REG1	Host Int Enable Register 1
End of Table 7-37		

7.5.3 Inter-Processor Register Map

Table 7-38 IPC Generation Registers (IPCGRx) (Part 1 of 2)

Address Start	Address End	Size	Register Name	Description
0x02620200	0x02620203	4B	NMIGR0	NMI Event Generation Register for Core 0
0x02620204	0x02620207	4B	NMIGR1	NMI Event Generation Register for Core 1
0x02620208	0x0262020B	4B	NMIGR2	NMI Event Generation Register for Core 2
0x0262020C	0x0262020F	4B	NMIGR3	NMI Event Generation Register for Core 3
0x02620210	0x02620213	4B	Reserved	Reserved
0x02620214	0x02620217	4B	Reserved	Reserved
0x02620218	0x0262021B	4B	Reserved	Reserved
0x0262021C	0x0262021F	4B	Reserved	Reserved
0x02620220	0x0262023F	32B	Reserved	Reserved
0x02620240	0x02620243	4B	IPCGR0	IPC Generation Register for Core 0
0x02620244	0x02620247	4B	IPCGR1	IPC Generation Register for Core 1
0x02620248	0x0262024B	4B	IPCGR2	IPC Generation Register for Core 2
0x0262024C	0x0262024F	4B	IPCGR3	IPC Generation Register for Core 3
0x02620250	0x02620253	4B	IPCGR4	IPC Generation Register for Core 4
0x02620254	0x02620257	4B	IPCGR5	IPC Generation Register for Core 5
0x02620258	0x0262025B	4B	IPCGR6	IPC Generation Register for Core 6
0x0262025C	0x0262025F	4B	IPCGR7	IPC Generation Register for Core 7
0x02620240	0x02620243	4B	IPCGR0	IPC Generation Register for Core 0
0x02620244	0x02620247	4B	IPCGR1	IPC Generation Register for Core 1
0x02620248	0x0262024B	4B	IPCGR2	IPC Generation Register for Core 2
0x0262024C	0x0262024F	4B	IPCGR3	IPC Generation Register for Core 3
0x02620250	0x02620253	4B	Reserved	Reserved
0x02620254	0x02620257	4B	Reserved	Reserved
0x02620258	0x0262025B	4B	Reserved	Reserved
0x0262025C	0x0262025F	4B	Reserved	Reserved
0x02620260	0x0262027B	28B	Reserved	Reserved
0x0262027C	0x0262027F	4B	IPCGRH	IPC Generation Register for Host
0x02620280	0x02620283	4B	IPCAR0	IPC Acknowledgement Register for Core 0
0x02620284	0x02620287	4B	IPCAR1	IPC Acknowledgement Register for Core 1
0x02620288	0x0262028B	4B	IPCAR2	IPC Acknowledgement Register for Core 2
0x0262028C	0x0262028F	4B	IPCAR3	IPC Acknowledgement Register for Core 3

Table 7-38 IPC Generation Registers (IPCGRx) (Part 2 of 2)


Address Start	Address End	Size	Register Name	Description
0x02620290	0x02620293	4B	Reserved	Reserved
0x02620294	0x02620297	4B	Reserved	Reserved
0x02620298	0x0262029B	4B	Reserved	Reserved
0x0262029C	0x0262029F	4B	Reserved	Reserved
0x026202A0	0x026202BB	28B	Reserved	Reserved
0x026202BC	0x026202BF	4B	IPCARH	IPC Acknowledgement Register for Host
End of Table 7-38				

7.5.4 External Interrupts Electrical Data/Timing

Table 7-39 NMI and Local Reset Timing Requirements ⁽¹⁾
(see Figure 7-13)

No.		Min	Max	Unit
1	tsu(LRESETz-LRESETNMIENzL) Setup Time - LRESETz valid before LRESETNMIENz low	TBD		μs
1	tsu(NMIz-LRESETNMIENzL) Setup Time - NMIz valid before LRESETNMIENz low	TBD		μs
1	tsu(CORESELn-LRESETNMIENzL) Setup Time - CORESEL[2:0] valid before LRESETNMIENz low	TBD		μs
2	th(LRESETNMIENzL-LRESETz) Hold Time - LRESETz valid after LRESETNMIENz low	TBD		μs
2	th(LRESETNMIENzL-NMIz) Hold Time - NMIz valid after LRESETNMIENz low	TBD		μs
2	th(LRESETNMIENzL-CORESELn) Hold Time - CORESEL[2:0] valid after LRESETNMIENz low	TBD		μs
3	tw(LRESETNMIENz) Pulse Width - LRESETNMIENz low width	TBD		μs
4	tc(LRESETNMIENzL-LRESETNMIENzL) Cycle Time - time between LRESETNMIENz low	TBD		μs

End of Table 7-39
¹ P = 1/CPU clock frequency in ns. For example, when running parts at 1000 MHz, use P = 1 ns.

Figure 7-13 NMI and Local Reset Timing


7.6 MPU

The C6674 supports four MPUs:

- One MPU is used to protect main CORE/3 CFG SCR (CFG space of all slave devices on the SCR is protected by the MPU).
- Two MPUs are used for QM_SS (one for DATA PORT port and another is for CFG PORT port).
- One MPU is used for Semaphore.

This section contains MPU register map and details of device-specific MPU registers only. For MPU features and details of generic MPU registers, see the *Memory Protection Unit (MPU) for KeyStone Devices User Guide* (literature number [SPRUGW5](#)).

The following tables show the configuration of each MPU and the memory regions protected by each MPU.

Table 7-40 MPU Default Configuration

Setting	MPU0 Main CFG SCR	MPU1 (QM_SS DATA PORT)	MPU2 (QM_SS CFG PORT)	MPU3 Semaphore
Default permission	Assume allowed	Assume allowed	Assume allowed	Assume allowed
Number of allowed IDs supported	16	16	16	16
Number of programmable ranges supported	16	4	16	1
Compare width	1KB granularity	1KB granularity	1KB granularity	1KB granularity
End of Table 7-40				

Table 7-41 MPU Memory Regions

	Memory Protection	Start Address	End Address
MPU0	Main CFG SCR	0x01D00000	0x026203FF
MPU1	QM_SS DATA PORT	0x34000000	0x340BFFFF
MPU2	QM_SS CFG PORT	0x02A00000	0x02ABFFFF
MPU3	Semaphore	0x02640000	0x026407FF
End of Table 7-41			

[Table 7-42](#) shows the privilege ID of each CORE and every mastering peripheral. [Table 7-42](#) also shows the privilege level (supervisor vs. user), security level (secure vs. non-secure), and access type (instruction read vs. data/DMA read or write) of each master on the device. In some cases, a particular setting depends on software being executed at the time of the access or the configuration of the master peripheral.

Table 7-42 Device Master Settings (Part 1 of 2)

Master	Privilege ID	Privilege Level	Security Level	Access Type
CORE0	0	SW dependant, driven by MSMC	SW dependant	DMA
CORE1	1	SW dependant, driven by MSMC	SW dependant	DMA
CORE2	2	SW dependant, driven by MSMC	SW dependant	DMA
CORE3	3	SW dependant, driven by MSMC	SW dependant	DMA
CORE4	4	SW dependant, driven by MSMC	SW dependant	DMA
CORE5	5	SW dependant, driven by MSMC	SW dependant	DMA
CORE6	6	SW dependant, driven by MSMC	SW dependant	DMA
CORE7	7	SW dependant, driven by MSMC	SW dependant	DMA
PA_SS	8	User	Non-secure	DMA
SRIO_CPPI	9	User	Non-secure	DMA

Table 7-42 Device Master Settings (Part 2 of 2)

Master	Privilege ID	Privilege Level	Security Level	Access Type
SRIO_M	9	Driven by SRIO block. User mode and supervisor mode is determined on a per-transaction basis. Only the transaction with source ID matching the value in SupervisorID register is granted supervisor mode.	Non-secure	DMA
QM_CDMA/QM_second	10	User	Non-secure	DMA
PCIe	11	Supervisor	Non-secure	DMA
DAP	12	Driven by debug_SS	Driven by debug_SS	DMA
Reserved	13	Supervisor	Non-secure	DMA
Reserved	14	Supervisor	Non-secure	DMA
TSIP0/1	15	User	Non-secure	DMA
End of Table 7-42				

7.6.1 MPU Registers

This section includes the offsets for MPU registers and definitions for device specific MPU registers.

7.6.1.1 MPU Register Map

Table 7-43 MPU0 Registers (Part 1 of 2)

Offset	Name	Description
0h	REVID	Revision ID
4h	CONFIG	Configuration
10h	IRAWSTAT	Interrupt raw status/set
14h	IENSTAT	Interrupt enable status/clear
18h	IENSET	Interrupt enable
1Ch	IENCLR	Interrupt enable clear
20h	EOI	End of interrupt
200h	PROG1_MPSAR	Programmable range 1, start address
204h	PROG1_MPEAR	Programmable range 1, end address
208h	PROG1_MPPA	Programmable range 1, memory page protection attributes
210h	PROG2_MPSAR	Programmable range 2, start address
214h	PROG2_MPEAR	Programmable range 2, end address
218h	PROG2_MPPA	Programmable range 2, memory page protection attributes
220h	PROG3_MPSAR	Programmable range 3, start address
224h	PROG3_MPEAR	Programmable range 3, end address
228h	PROG3_MPPA	Programmable range 3, memory page protection attributes
230h	PROG4_MPSAR	Programmable range 4, start address
234h	PROG4_MPEAR	Programmable range 4, end address
238h	PROG4_MPPA	Programmable range 4, memory page protection attributes
240h	PROG5_MPSAR	Programmable range 5, start address
244h	PROG5_MPEAR	Programmable range 5, end address
248h	PROG5_MPPA	Programmable range 5, memory page protection attributes
250h	PROG6_MPSAR	Programmable range 6, start address
254h	PROG6_MPEAR	Programmable range 6, end address
258h	PROG6_MPPA	Programmable range 6, memory page protection attributes
260h	PROG7_MPSAR	Programmable range 7, start address

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-43 MPU0 Registers (Part 2 of 2)

Offset	Name	Description
264h	PROG7_MPEAR	Programmable range 7, end address
268h	PROG7_MPPA	Programmable range 7, memory page protection attributes
270h	PROG8_MPSAR	Programmable range 8, start address
274h	PROG8_MPEAR	Programmable range 8, end address
278h	PROG8_MPPA	Programmable range 8, memory page protection attributes
280h	PROG9_MPSAR	Programmable range 9, start address
284h	PROG9_MPEAR	Programmable range 9, end address
288h	PROG9_MPPA	Programmable range 9, memory page protection attributes
290h	PROG10_MPSAR	Programmable range 10, start address
294h	PROG10_MPEAR	Programmable range 10, end address
298h	PROG10_MPPA	Programmable range 10, memory page protection attributes
2A0h	PROG11_MPSAR	Programmable range 11, start address
2A4h	PROG11_MPEAR	Programmable range 11, end address
2A8h	PROG11_MPPA	Programmable range 11, memory page protection attributes
2B0h	PROG12_MPSAR	Programmable range 12, start address
2B4h	PROG12_MPEAR	Programmable range 12, end address
2B8h	PROG12_MPPA	Programmable range 12, memory page protection attributes
2C0h	PROG13_MPSAR	Programmable range 13, start address
2C4h	PROG13_MPEAR	Programmable range 13, end address
2C8h	PROG13_MPPA	Programmable range 13, memory page protection attributes
2D0h	PROG14_MPSAR	Programmable range 14, start address
2D4h	PROG14_MPEAR	Programmable range 14, end address
2Dh	PROG14_MPPA	Programmable range 14, memory page protection attributes
2E0h	PROG15_MPSAR	Programmable range 15, start address
2E4h	PROG15_MPEAR	Programmable range 15, end address
2E8h	PROG15_MPPA	Programmable range 15, memory page protection attributes
2F0h	PROG16_MPSAR	Programmable range 16, start address
2F4h	PROG16_MPEAR	Programmable range 16, end address
2F8h	PROG16_MPPA	Programmable range 16, memory page protection attributes
300h	FLTADDRR	Fault address
304h	FLTSTAT	Fault status
308h	FLTCLR	Fault clear

End of Table 7-43

Table 7-44 MPU1 Registers (Part 1 of 2)

Offset	Name	Description
0h	REVID	Revision ID
4h	CONFIG	Configuration
10h	IRAWSTAT	Interrupt raw status/set
14h	IENSTAT	Interrupt enable status/clear
18h	IENSET	Interrupt enable
1Ch	IENCLR	Interrupt enable clear
20h	EOI	End of interrupt

Table 7-44 MPU1 Registers (Part 2 of 2)

Offset	Name	Description
200h	PROG1_MPSAR	Programmable range 1, start address
204h	PROG1_MPEAR	Programmable range 1, end address
208h	PROG1_MPPA	Programmable range 1, memory page protection attributes
210h	PROG2_MPSAR	Programmable range 2, start address
214h	PROG2_MPEAR	Programmable range 2, end address
218h	PROG2_MPPA	Programmable range 2, memory page protection attributes
220h	PROG3_MPSAR	Programmable range 3, start address
224h	PROG3_MPEAR	Programmable range 3, end address
228h	PROG3_MPPA	Programmable range 3, memory page protection attributes
230h	PROG4_MPSAR	Programmable range 4, start address
234h	PROG4_MPEAR	Programmable range 4, end address
238h	PROG4_MPPA	Programmable range 4, memory page protection attributes
300h	FLTADDRR	Fault address
304h	FLTSTAT	Fault status
308h	FLTCLR	Fault clear
End of Table 7-44		

Table 7-45 MPU2 Registers (Part 1 of 2)

Offset	Name	Description
0h	REVID	Revision ID
4h	CONFIG	Configuration
10h	IRAWSTAT	Interrupt raw status/set
14h	IENSTAT	Interrupt enable status/clear
18h	IENSET	Interrupt enable
1Ch	IENCLR	Interrupt enable clear
20h	EOI	End of interrupt
200h	PROG1_MPSAR	Programmable range 1, start address
204h	PROG1_MPEAR	Programmable range 1, end address
208h	PROG1_MPPA	Programmable range 1, memory page protection attributes
210h	PROG2_MPSAR	Programmable range 2, start address
214h	PROG2_MPEAR	Programmable range 2, end address
218h	PROG2_MPPA	Programmable range 2, memory page protection attributes
220h	PROG3_MPSAR	Programmable range 3, start address
224h	PROG3_MPEAR	Programmable range 3, end address
228h	PROG3_MPPA	Programmable range 3, memory page protection attributes
230h	PROG4_MPSAR	Programmable range 4, start address
234h	PROG4_MPEAR	Programmable range 4, end address
238h	PROG4_MPPA	Programmable range 4, memory page protection attributes
240h	PROG5_MPSAR	Programmable range 5, start address
244h	PROG5_MPEAR	Programmable range 5, end address
248h	PROG5_MPPA	Programmable range 5, memory page protection attributes
250h	PROG6_MPSAR	Programmable range 6, start address
254h	PROG6_MPEAR	Programmable range 6, end address

Table 7-45 MPU2 Registers (Part 2 of 2)

Offset	Name	Description
258h	PROG6_MPPA	Programmable range 6, memory page protection attributes
260h	PROG7_MPSAR	Programmable range 7, start address
264h	PROG7_MPEAR	Programmable range 7, end address
268h	PROG7_MPPA	Programmable range 7, memory page protection attributes
270h	PROG8_MPSAR	Programmable range 8, start address
274h	PROG8_MPEAR	Programmable range 8, end address
278h	PROG8_MPPA	Programmable range 8, memory page protection attributes
280h	PROG9_MPSAR	Programmable range 9, start address
284h	PROG9_MPEAR	Programmable range 9, end address
288h	PROG9_MPPA	Programmable range 9, memory page protection attributes
290h	PROG10_MPSAR	Programmable range 10, start address
294h	PROG10_MPEAR	Programmable range 10, end address
298h	PROG10_MPPA	Programmable range 10, memory page protection attributes
2A0h	PROG11_MPSAR	Programmable range 11, start address
2A4h	PROG11_MPEAR	Programmable range 11, end address
2A8h	PROG11_MPPA	Programmable range 11, memory page protection attributes
2B0h	PROG12_MPSAR	Programmable range 12, start address
2B4h	PROG12_MPEAR	Programmable range 12, end address
2B8h	PROG12_MPPA	Programmable range 12, memory page protection attributes
2C0h	PROG13_MPSAR	Programmable range 13, start address
2C4h	PROG13_MPEAR	Programmable range 13, end address
2C8h	PROG13_MPPA	Programmable range 13, memory page protection attributes
2D0h	PROG14_MPSAR	Programmable range 14, start address
2D4h	PROG14_MPEAR	Programmable range 14, end address
2Dh	PROG14_MPPA	Programmable range 14, memory page protection attributes
2E0h	PROG15_MPSAR	Programmable range 15, start address
2E4h	PROG15_MPEAR	Programmable range 15, end address
2E8h	PROG15_MPPA	Programmable range 15, memory page protection attributes
2F0h	PROG16_MPSAR	Programmable range 16, start address
2F4h	PROG16_MPEAR	Programmable range 16, end address
2F8h	PROG16_MPPA	Programmable range 16, memory page protection attributes
300h	FLTADDRR	Fault address
304h	FLTSTAT	Fault status
308h	FLTCLR	Fault clear
End of Table 7-45		

Table 7-46 MPU3 Registers (Part 1 of 2)

Offset	Name	Description
0h	REVID	Revision ID
4h	CONFIG	Configuration
10h	IRAWSTAT	Interrupt raw status/set
14h	IENSTAT	Interrupt enable status/clear
18h	IENSET	Interrupt enable

Table 7-46 MPU3 Registers (Part 2 of 2)

Offset	Name	Description
1Ch	IENCLR	Interrupt enable clear
20h	EOI	End of interrupt
200h	PROG1_MPSAR	Programmable range 1, start address
204h	PROG1_MPEAR	Programmable range 1, end address
208h	PROG1_MPPA	Programmable range 1, memory page protection attributes
300h	FLTADDRR	Fault address
304h	FLTSTAT	Fault status
308h	FLTCLR	Fault clear
End of Table 7-46		

7.6.1.2 Device-Specific MPU Registers

7.6.1.2.1 Configuration Register (CONFIG)

The configuration register (CONFIG) contains the configuration value of the MPU.

Figure 7-14 Configuration Register (CONFIG)

		31	24	23	20	19	16	15	12	11	1	0
		ADDR_WIDTH			NUM_FIXED		NUM_PROG		NUM_AIDS		Reserved	ASSUME_ALLOWED
Reset Values	MPU0	R-0			R-0		R-4		R-16		R-0	R-1
	MPU1						R-16					
	MPU2						R-1					
	MPU3						R-16					

Legend: R = Read only; -n = value after reset

Table 7-47 Configuration Register (CONFIG) Field Descriptions

Bits	Field	Description
31 – 24	ADDR_WIDTH	Address alignment for range checking 0 = 1KB alignment 6 = 64KB alignment
23 – 20	NUM_FIXED	Number of fixed address ranges
19 – 16	NUM_PROG	Number of programmable address ranges
15 – 12	NUM_AIDS	Number of supported AIDs
11 – 1	Reserved	Reserved. These bits will always reads as 0.
0	ASSUME_ALLOWED	Assume allowed bit. When an address is not covered by any MPU protection range, this bit determines whether the transfer is assumed to be allowed or not. 0 = Assume disallowed 1 = Assume allowed


7.6.2 MPU Programmable Range Registers

7.6.2.1 Programmable Range *n* Start Address Register (PROG_n_MPSAR)

The programmable address start register holds the start address for the range. This register is writeable by a supervisor entity only. If NS = 0 (non-secure mode) in the associated MPPA register, then the register is also writeable only by a secure entity.

The start address must be aligned on a page boundary. The size of the page is 1K byte. The size of the page determines the width of the address field in MPSAR and MPEAR.

Figure 7-15 Programmable Range *n* Start Address Register (PROG_n_MPSAR)



Legend: R = Read only; R/W = Read/Write

Table 7-48 Programmable Range *n* Start Address Register (PROG_n_MPSAR) Field Descriptions (MPU0)

Register	Bits	Name	Reset Value	Range	Description
Register 0	31 – 10	START_ADDR	0x7400	Programmable	Start address for range 0.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 1	31 – 10	START_ADDR	0x7C00	Programmable	Start address for range 1.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 2	31 – 10	START_ADDR	0x8000	Programmable	Start address for range 2.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 3	31 – 10	START_ADDR	0x7800	Programmable	Start address for range 3.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 4	31 – 10	START_ADDR	0x8700	Programmable	Start address for range 4.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 5	31 – 10	START_ADDR	0x87C0	Programmable	Start address for range 5.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 6	31 – 10	START_ADDR	0x8800	Programmable	Start address for range 6.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 7	31 – 10	START_ADDR	0x8C40	Programmable	Start address for range 7.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 8	31 – 10	START_ADDR	0x8C80	Programmable	Start address for range 8.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 9	31 – 10	START_ADDR	0x8CC0	Programmable	Start address for range 9.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 10	31 – 10	START_ADDR	0x8D40	Programmable	Start address for range 10.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 11	31 – 10	START_ADDR	0x9000	Programmable	Start address for range 11.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 12	31 – 10	START_ADDR	0x9400	Programmable	Start address for range 12.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 13	31 – 10	START_ADDR	0x94C0	Programmable	Start address for range 13.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 14	31 – 10	START_ADDR	0x9800	Programmable	Start address for range 14.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 15	31 – 10	START_ADDR	0x9880	Programmable	Start address for range 15.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
End of Table 7-48					

Table 7-49 Programmable Range *n* Start Address Register (PROG_{*n*}_MPSAR) Field Descriptions (MPU1)

Register	Bits	Name	Reset Value	Range	Description
Register 0	31 – 10	START_ADDR	0xD0000	Programmable	Start address for range 0.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 1	31 – 10	START_ADDR	0xD0080	Programmable	Start address for range 1.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 2	31 – 10	START_ADDR	0xD0180	Programmable	Start address for range 2.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 3	31 – 10	START_ADDR	0xD01A0	Programmable	Start address for range 3.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 4	31 – 10	START_ADDR	0xD02E0	Programmable	Start address for range 4.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 5	31 – 10	START_ADDR	0xD0200	Programmable	Start address for range 5.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
End of Table 7-49					

Table 7-50 Programmable Range *n* Start Address Register (PROG_{*n*}_MPSAR) Field Descriptions (MPU2) (Part 1 of 2)

Register	Bits	Name	Reset Value	Range	Description
Register 0	31 – 10	START_ADDR	0xA800	Programmable	Start address for range 0.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 1	31 – 10	START_ADDR	0xA880	Programmable	Start address for range 1.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 2	31 – 10	START_ADDR	0xA900	Programmable	Start address for range 2.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 3	31 – 10	START_ADDR	0xA980	Programmable	Start address for range 3.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 4	31 – 10	START_ADDR	0xA9A0	Programmable	Start address for range 4.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 5	31 – 10	START_ADDR	0xA9A4	Programmable	Start address for range 5.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 6	31 – 10	START_ADDR	0xA9A8	Programmable	Start address for range 6.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 7	31 – 10	START_ADDR	0xA9AC	Programmable	Start address for range 7.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 8	31 – 10	START_ADDR	0xA9B0	Programmable	Start address for range 8.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 9	31 – 10	START_ADDR	0xA9B8	Programmable	Start address for range 9.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 10	31 – 10	START_ADDR	0xAA00	Programmable	Start address for range 10.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 11	31 – 10	START_ADDR	0xAA40	Programmable	Start address for range 11.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 12	31 – 10	START_ADDR	0xAA80	Programmable	Start address for range 12.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.

Table 7-50 Programmable Range *n* Start Address Register (PROG_n_MPSAR) Field Descriptions (MPU2) (Part 2 of 2)

Register	Bits	Name	Reset Value	Range	Description
Register 13	31 – 10	START_ADDR	0xAAA0	Programmable	Start address for range 13.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 14	31 – 10	START_ADDR	0xAAD0	Programmable	Start address for range 14.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
Register 15	31 – 10	START_ADDR	0xAAE0	Programmable	Start address for range 15.
	9 – 0	Reserved	000h		Reserved, these bits always read as 0.
End of Table 7-50					

Table 7-51 Programmable Range *n* Start Address Register (PROG_n_MPSAR) Field Descriptions (MPU3)


Register	Bits	Name	R/W ⁽¹⁾	Reset Value	Range	Description
Register 0	31 – 16	START_ADDR	R/W	9900h	Programmable	Start address for range 0.
	9 – 0	Reserved	R	000h		Reserved, these bits always read as 0.
End of Table 7-51						

¹ R = Read only; W = Write only, R/W = Read/Write

7.6.2.2 Programmable Range *n* - End Address Register (PROG_n_MPEAR)

The programmable address end register holds the end address for the range. This register is writeable by a supervisor entity only. If NS = 0 (non-secure mode) in the associated MPPA register then the register is also only writeable by a secure entity.

The end address must be aligned on a page boundary. The size of the page depends on the MPU number. The page size for MPU1 is 1K byte and for MPU2 it is 64K bytes. The size of the page determines the width of the address field in MPSAR and MPEAR.

Figure 7-16 Programmable Range *n* End Address Register (PROG_n_MPEAR)

Legend: R = Read only; R/W = Read/Write

Table 7-52 Programmable Range *n* End Address Register (PROG_n_MPEAR) Field Descriptions (MPU0)

Register	Bits	Name	Reset Value	Range	Description
Register 0	31 – 10	END_ADDR	0x7620	Programmable	End address for range 0.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 1	31 – 10	END_ADDR	0x7DFF	Programmable	End address for range 1.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 2	31 – 10	END_ADDR	0x827F	Programmable	End address for range 2.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 3	31 – 10	END_ADDR	0x7AFF	Programmable	End address for range 3.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 4	31 – 10	END_ADDR	0x8783	Programmable	End address for range 4.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 5	31 – 10	END_ADDR	0x87DF	Programmable	End address for range 5.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.

Table 7-52 Programmable Range n End Address Register (PROG $_n$ _MPEAR) Field Descriptions (MPU0)

Register	Bits	Name	Reset Value	Range	Description
Register 6	31 – 10	END_ADDR	0x8BC0	Programmable	End address for range 6.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 7	31 – 10	END_ADDR	0x8C40	Programmable	End address for range 7.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 8	31 – 10	END_ADDR	0x8C80	Programmable	End address for range 8.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 9	31 – 10	END_ADDR	0x8CC0	Programmable	End address for range 9.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 10	31 – 10	END_ADDR	0x8D43	Programmable	End address for range 10.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 11	31 – 10	END_ADDR	92CF	Programmable	End address for range 11.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 12	31 – 10	END_ADDR	0x9480	Programmable	End address for range 12.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 13	31 – 10	END_ADDR	0x9500	Programmable	End address for range 13.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 14	31 – 10	END_ADDR	0x983F	Programmable	End address for range 14.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 15	31 – 10	END_ADDR	0x9881	Programmable	End address for range 15.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.

End of Table 7-52

Table 7-53 Programmable Range n End Address Register (PROG $_n$ _MPEAR) Field Descriptions (MPU1)

Register	Bits	Name	Reset Value	Range	Description
Register 0	31 – 10	END_ADDR	0xD007F	Programmable	End address for range 0.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 1	31 – 10	END_ADDR	0xD017F	Programmable	End address for range 1.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 2	31 – 10	END_ADDR	0xD019F	Programmable	End address for range 2.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 3	31 – 10	END_ADDR	0xD02DF	Programmable	End address for range 3.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 4	31 – 10	END_ADDR	0xD02FF	Programmable	End address for range 4.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 5	31 – 10	END_ADDR	0xD02FF	Programmable	End address for range 5.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.

End of Table 7-53

Table 7-54 Programmable Range n End Address Register (PROG $_n$ _MPEAR) Field Descriptions (MPU2) (Part 1 of 2)

Register	Bits	Name	Reset Value	Range	Description
Register 0	31 – 10	END_ADDR	0xA87F	Programmable	End address for range 0.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 1	31 – 10	END_ADDR	0xA8FF	Programmable	End address for range 1.

Table 7-54 Programmable Range *n* End Address Register (PROG_n_MPEAR) Field Descriptions (MPU2) (Part 2 of 2)

Register	Bits	Name	Reset Value	Range	Description
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 2	31 – 10	END_ADDR	0xA97F	Programmable	End address for range 2.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 3	31 – 10	END_ADDR	0xA99F	Programmable	End address for range 3.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 4	31 – 10	END_ADDR	0xA9A3	Programmable	End address for range 4.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 5	31 – 10	END_ADDR	0xA9A7	Programmable	End address for range 5.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 6	31 – 10	END_ADDR	0xA9AB	Programmable	End address for range 6.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 7	31 – 10	END_ADDR	0xA9AF	Programmable	End address for range 7.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 8	31 – 10	END_ADDR	0xA9B7	Programmable	End address for range 8.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 9	31 – 10	END_ADDR	0xA9BF	Programmable	End address for range 9.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 10	31 – 10	END_ADDR	0xAA3F	Programmable	End address for range 10.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 11	31 – 10	END_ADDR	0xAA7F	Programmable	End address for range 11.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 12	31 – 10	END_ADDR	0xAA9F	Programmable	End address for range 12.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 13	31 – 10	END_ADDR	0xAACF	Programmable	End address for range 13.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 14	31 – 10	END_ADDR	0xAADE	Programmable	End address for range 14.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
Register 15	31 – 10	END_ADDR	0xAAFF	Programmable	End address for range 15.
	9 – 0	Reserved	3FFh		Reserved, these bits always read as 0.
End of Table 7-54					

Table 7-55 Programmable Range *n* End Address Register (PROG_n_MPEAR) Field Descriptions (MPU3)

Register	Bits	Name	Reset Value	Range	Description
Register 0	31 – 16	END_ADDR	9901h	Programmable	End address for range 0.
	9 – 0	Reserved	3FFh	Programmable	Reserved, these bits always read as 0.
End of Table 7-55					

7.6.2.3 Programmable Range *n* Memory Protection Page Attribute Register (PROG_{*n*}_MPPA)

The programmable address memory protection page attribute register holds the permissions for the region. This register is writeable only by a non-debug supervisor entity. If NS = 0 (secure mode) then the register is also only writeable by a non-debug secure entity. The NS bit is only writeable by a non-debug secure entity. For debug accesses the register is writeable only when NS = 1 or EMU = 1.

Figure 7-17 Programmable Range *n* Memory Protection Page Attribute Register (PROG_n_MPPA)

[illegible]

Legend: R = Read only; R/W = Read/Write

Table 7-56 Programmable Range *n* Memory Protection Page Attribute Register (PROG_{*n*}_MPPA) Field Descriptions (Part 1 of 2)

Bits	Name	Description
31 – 26	Reserved	Reserved. These bits will always reads as 0.
25	AID15	Controls access from ID = 15 0 = Access denied. 1 = Access granted.
24	AID14	Controls access from ID = 14 0 = Access denied. 1 = Access granted.
23	AID13	Controls access from ID = 13 0 = Access denied. 1 = Access granted.
22	AID12	Controls access from ID = 12 0 = Access denied. 1 = Access granted.
21	AID11	Controls access from ID = 11 0 = Access denied. 1 = Access granted.
20	AID10	Controls access from ID = 10 0 = Access denied. 1 = Access granted.
19	AID9	Controls access from ID = 9 0 = Access denied. 1 = Access granted.
18	AID8	Controls access from ID = 8 0 = Access denied. 1 = Access granted.
17	AID7	Controls access from ID = 7 0 = Access denied. 1 = Access granted.
16	AID6	Controls access from ID = 6 0 = Access denied. 1 = Access granted.

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-56 Programmable Range *n* Memory Protection Page Attribute Register (PROG_n_MPPA) Field Descriptions (Part 2 of 2)

Bits	Name	Description
15	AID5	Controls access from ID = 5 0 = Access denied. 1 = Access granted.
14	AID4	Controls access from ID = 4 0 = Access denied. 1 = Access granted.
13	AID3	Controls access from ID = 3 0 = Access denied. 1 = Access granted.
12	AID2	Controls access from ID = 2 0 = Access denied. 1 = Access granted.
11	AID1	Controls access from ID = 1 0 = Access denied. 1 = Access granted.
10	AID0	Controls access from ID = 0 0 = Access denied. 1 = Access granted.
9	AIDX	Controls access from ID > 15 0 = Access denied. 1 = Access granted.
8	Reserved	Always reads as 0.
7	NS	Non-secure access permission 0 = Only secure access allowed. 1 = Non-secure access allowed.
6	EMU	Emulation (debug) access permission. This bit is ignored if NS = 1 0 = Debug access not allowed. 1 = Debug access allowed.
5	SR	Supervisor Read permission 0 = Access not allowed. 1 = Access allowed.
4	SW	Supervisor Write permission 0 = Access not allowed. 1 = Access allowed.
3	SX	Supervisor Execute permission 0 = Access not allowed. 1 = Access allowed.
2	UR	User Read permission 0 = Access not allowed. 1 = Access allowed
1	UW	User Write permission 0 = Access not allowed. 1 = Access allowed.
0	UX	User Execute permission 0 = Access not allowed. 1 = Access allowed.
End of Table 7-561		

ADVANCE INFORMATION

Table 7-57 Programmable Range *n* Memory Protection Page Attribute Register (PROG_{*n*}_MPPA) Reset Values

Register	MPU0	MPU1	MPU2	MPU3
Register 0	0X0003_FCB6	0X03FF_FC80	0x03FF_FCA4	0X0003_FCB6
Register 1	0X0003_FC80	0X0003_FCB6	0X0003_FCB6	N/A
Register 2	0X0003_FCB6	0X0003_FCB4	0X0003_FCB6	N/A
Register 3	0X0003_FCB6	0X0003_FC80	0X0003_FCB4	N/A
Register 4	0X0003_FC80	0X0003_FCB6	0X0003_FCB4	N/A
Register 5	0X0003_FC80	N/A	0X0003_FCB4	N/A
Register 6	0X0003_FCB6	N/A	0X0003_FCB4	N/A
Register 7	0X0003_FCB4	N/A	0X0003_FCB4	N/A
Register 8	0X0003_FCB4	N/A	0X0003_FCB4	N/A
Register 9	0X0003_FCB4	N/A	0X0003_FCB4	N/A
Register 10	0X0003_FCB4	N/A	0X0003_FCA4	N/A
Register 11	0X0003_FCB6	N/A	0X0003_FCB4	N/A
Register 12	0X0003_FCB4	N/A	0X0003_FCB4	N/A
Register 13	0X0003_FCB6	N/A	0X0003_FCB4	N/A
Register 14	0X0003_FCB4	N/A	0X0003_FCB4	N/A
Register 15	0X0003_FCB4	N/A	0X0003_FCB6	N/A
End of Table 7-57				

7.7 Reset Controller

The reset controller detects the different type of resets supported on the TMS320C6674 device and manages the distribution of those resets throughout the device.

The device has several types of resets:

- Power-on reset
- Hard reset
- Soft reset
- CPU local reset

Table 7-58 explains further the types of reset, the reset initiator, and the effects of each reset on the device. For more information on the effects of each reset on the PLL controllers and their clocks, see Section “Reset Electrical Data / Timing” on page 205

Table 7-58 Reset Types

Reset Type	Initiator	Effect on Device When Reset Occurs	RESETSTAT Pin Status
POR (Power On Reset)	POR pin active low RESETFULL pin active low	Total reset of the chip. Everything on the device is reset to its default state in response to this. Activates the POR signal on chip, which is used to reset test/emu logic. Boot configurations are latched. ROM boot process is initiated.	Toggles RESETSTAT pin
Hard Reset	RESET pin active low Emulation PLLCTL register (RSCTRL) Watchdog Timers	Resets everything except for test/emu logic and Reset Isolation modules. Emulator and Reset Isolation modules stay alive during this reset. This reset is also different from POR in that the PLLCTL assumes power and clocks are stable when Device Reset is asserted. Boot configurations are not latched. ROM boot process is initiated.	Toggles RESETSTAT pin
Soft Reset	RESET pin active low PLLCTL register (RSCTRL) Watchdog Timers	Software can program these initiators to be hard or soft. Hard reset is the default, but can be programmed to be Soft reset. Soft Reset will behave like Hard Reset except that PCIe MMRs, EMIF16 MMRs, DDR3 EMIF MMRs, and External Memory contents are retained. Boot configurations are not latched. ROM boot process is initiated.	Toggles RESETSTAT pin
C66x CorePac local reset	Software (through LPSC MMR) Watchdog Timers LRESET pin	MMR bit in LPSC controls C66x CorePac local reset. Used by Watchdog Timers (in the event of a timeout) to reset C66x CorePac. Can also be initiated by LRESET device pin. C66x CorePac memory system and Slave DMA port are still alive when C66x CorePac is in local reset. Provides a local reset of the C66x CorePac, without destroying clock alignment or memory contents. Does not initiate ROM boot process.	Does not toggle RESETSTAT pin
End of Table 7-58			

7.7.1 Power-on Reset

Power-on reset is used to reset the entire device, including the test and emulation logic.

Power-on reset is initiated by the following

1. POR pin
2. RESETFULL pin

During power-up, the POR pin must be asserted (driven low) until the power supplies have reached their normal operating conditions. A RESETFULL pin is also provided to allow the on-board host to reset the entire device including the reset isolated logic. The assumption is that, device is already powered up and hence unlike POR, RESETFULL pin will be driven by the on-board host control other than the power good circuitry. For power-on reset, the Main PLL controller comes up in bypass mode and the PLL is not enabled. Other resets do not affect the state of the PLL or the dividers in the PLL controller.

The following sequence must be followed during a power-on reset:

1. Wait for all power supplies to reach normal operating conditions while keeping the $\overline{\text{POR}}$ pin asserted (driven low). While $\overline{\text{POR}}$ is asserted, all pins except $\overline{\text{RESETSTAT}}$ will be set to high-impedance. After the $\overline{\text{POR}}$ pin is de-asserted (driven high), all Z group pins, low group pins, and high group pins are set to their reset state and will remain at their reset state until otherwise configured by their respective peripheral. All peripherals that are power managed, are disabled after a Power-on Reset and must be enabled through the Device State Control registers (for more details, see Section Table 3-2 “Device State Control Registers” on page 62).
2. Clocks are reset, and they are propagated throughout the chip to reset any logic that was using reset synchronously. All logic is now reset and $\overline{\text{RESETSTAT}}$ will be driven low indicating that the device is in reset.
3. $\overline{\text{POR}}$ must be held active until all supplies on the board are stable then for at least an additional time for the Chip level PLLs to lock.
4. The $\overline{\text{POR}}$ pin can now be de-asserted. Reset sampled pin values are latched at this point. The Chip level PLLs is taken out of reset and begins its locking sequence, and all power-on device initialization also begins.
5. After device initialization is complete, the $\overline{\text{RESETSTAT}}$ pin is de-asserted (driven high). By this time, DDR3 PLL has already completed its locking sequence and is outputting a valid clock. The system clocks of both PLL controllers are allowed to finish their current cycles and then paused for 10 cycles of their respective system reference clocks. After the pause, the system clocks are restarted at their default divide by settings.
6. The device is now out of reset and device execution begins as dictated by the selected boot mode.



Note—To most of the device, reset is de-asserted only when the $\overline{\text{POR}}$ and $\overline{\text{RESET}}$ pins are both de-asserted (driven high). Therefore, in the sequence described above, if the $\overline{\text{RESET}}$ pin is held low past the low period of the $\overline{\text{POR}}$ pin, most of the device will remain in reset. The $\overline{\text{RESET}}$ pin should not be tied together with the $\overline{\text{POR}}$ pin.

7.7.2 Hard Reset

A Hard reset will reset everything on the device except the PLLs, test, emulation logic and reset isolation modules. $\overline{\text{POR}}$ should also remain de-asserted during this time.

Hard reset is initiated by the following

- $\overline{\text{RESET}}$ pin
- RSCTRL register in PLLCTL
- Watchdog Timer
- Emulation

All the above initiators by default are configured to act as Hard reset. Except Emulation all the other 3 initiators can be configured as Soft resets in the RSCFG register in PLLCTL.

The following sequence must be followed during a Hard reset:

1. The $\overline{\text{RESET}}$ pin is pulled active low for a minimum of 24 CLKIN1 cycles. During this time the $\overline{\text{RESET}}$ signal is able to propagate to all modules (except those specifically mentioned above). All I/O are Hi-Z for modules affected by $\overline{\text{RESET}}$, to prevent off-chip contention during the warm reset.
2. Once all logic is reset, $\overline{\text{RESETSTAT}}$ is driven active to denote that the device is in reset.
3. The $\overline{\text{RESET}}$ pin can now be released. A minimal device initialization begins to occur. Note that configuration pins are not re-latched and clocking is unaffected within the device.
4. After device initialization is complete, the $\overline{\text{RESETSTAT}}$ pin is de-asserted (driven high).



Note—The $\overline{\text{POR}}$ pin should be held inactive (high) throughout the warm reset sequence. Otherwise, if $\overline{\text{POR}}$ is activated (brought low), the minimum $\overline{\text{POR}}$ pulse width must be met. The $\overline{\text{RESET}}$ pin should not be tied together with the $\overline{\text{POR}}$ pin.

7.7.3 Soft Reset

A soft reset will behave like a hard reset except that the PCIe MMRs and DDR3 EMIF MMRs contents are retained. $\overline{\text{POR}}$ should also remain de-asserted during this time.

Soft reset is initiated by the following

- $\overline{\text{RESET}}$ pin
- RSCTRL register in PLLCTL
- Watchdog Timer
- Emulation

All the above initiators by default are configured to act as Hard reset. Except Emulation all the other 3 initiators can be configured as Soft resets in the RSCFG register in PLLCTL.

In the case of a soft reset, the clock logic or the power control logic of the peripherals are not affected, and, therefore, the enabled/disabled state of the peripherals is not affected. The following external memory contents are maintained during a soft reset:

- **DDR3 MMRs:** The DDR3 Memory Controller registers are *not* reset. In addition, the DDR3 SDRAM memory content is retained if the user places the DDR3 SDRAM in self-refresh mode before invoking the soft reset.
- **PCIe MMRs:** The contents of the memory connected to the EMIFA are retained. The EMIFA registers are *not* reset.

During a soft reset, the following happens:

1. The $\overline{\text{RESETSTAT}}$ pin goes low to indicate an internal reset is being generated. The reset is allowed to propagate through the system. Internal system clocks are not affected. PLLs also remain locked.
2. After device initialization is complete, the $\overline{\text{RESETSTAT}}$ pin is deasserted (driven high). In addition, the PLL controllers pause their system clocks for about 8 cycles.

At this point:

- › The state of the peripherals before the soft reset is not changed.
- › The I/O pins are controlled as dictated by the DEVSTAT register.
- › The DDR3 MMRs and PCIe MMRs retain their previous values. Only the DDR3 Memory Controller and PCIe state machines are reset by the soft reset.
- › The PLL controllers are operating in the mode prior to soft reset. System clocks are unaffected.

The boot sequence is started after the system clocks are restarted. Since the configuration pins are not latched with a System Reset, the previous values, as shown in the DEVSTAT register, are used to select the boot mode.

7.7.4 Local Reset

The local reset can be used to reset a particular CorePac without resetting any other chip components.

Local reset is initiated by the following (for more details see the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* (literature number [SPRUGV2](#)):

- $\overline{\text{LRESET}}$ pin
- Watchdog Timer should cause one of the below based on Reset Multiplex “ESTMUXn” register setting (See TBD for details):
 - Local Reset
 - NMI
 - NMI followed by a time delay and then a local reset for the core selected
 - Hard Reset by requesting reset via PLLCTL
- LPSC MMRs

7.7.5 Reset Priority

If any of the above reset sources occur simultaneously, the PLLCTL processes only the highest priority reset request. The reset request priorities are as follows (high to low):

- Power-on reset
- Hard/Soft reset

7.7.6 Reset Controller Register

The reset controller register are part of the PLLCTL MMRs. All C6674 device-specific MMRs are covered in Section 7.8.4 “[Main PLL Controller/SRIO/HyperLink/PCIe Clock Input Electrical Data/Timing](#)” on page 218. For more details on these registers and how to program them, see the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* (literature number [SPRUGV2](#)).

7.7.7 Reset Electrical Data / Timing

Table 7-59 Reset Timing Requirements⁽¹⁾
 (see [Figure 7-18](#), [Figure 7-19](#), [Figure 7-20](#) and [Figure 7-21](#))

No.			Min	Max	Unit
Power-on-Reset					
1	th(PORzL)	Hold Time - $\overline{\text{POR}}$ low after VDDSD15 Stable and Input Clocks Valid	500C + 100		μs
2	tsu(RESETzH-PORzH)	Setup Time - $\overline{\text{RESET}}$ high before $\overline{\text{POR}}$ high	500C + 100		μs
2	tsu(RESETFULLzH-PORzH)	Setup Time - $\overline{\text{RESETFULL}}$ high before $\overline{\text{POR}}$ high	500C + 100		μs
Full-Reset					
4	td(PORzH-RESETFULLzL)	Delay Time - $\overline{\text{POR}}$ high before $\overline{\text{RESETFULL}}$ low	500C + 100		μs
5	tw(RESETFULLzL)	Pulse Width - Pulse width $\overline{\text{RESETFULL}}$ low	500C + TBD		μs
6	td(RESETzH-RESETFULLzL)	Delay Time - $\overline{\text{RESET}}$ high before $\overline{\text{RESETFULL}}$ low	500C + 100		μs
Hard-Reset					
4	td(PORzH-RESETzL)	Delay Time - $\overline{\text{POR}}$ high before $\overline{\text{RESET}}$ low	500C + 100		μs
9	tw(RESETzL)	Pulse Width - Pulse width $\overline{\text{RESET}}$ low	500C + TBD		μs
6	td(RESETFULLzH-RESETzL)	Delay Time - $\overline{\text{RESETFULL}}$ high before $\overline{\text{RESET}}$ low	500C + 100		μs
Soft Reset					
12	td(PORzH-RESETzL)	Delay Time - $\overline{\text{POR}}$ high before $\overline{\text{RESET}}$ low	500C + 100		μs
13	tw(RESETzL)	Pulse Width - Pulse width $\overline{\text{RESET}}$ low	500C + TBD		μs
14	td(RESETFULLzH-RESETzL)	Delay Time - $\overline{\text{RESETFULL}}$ high before $\overline{\text{RESET}}$ low	500C + 100		μs
End of Table 7-59					

1 C = 1 ÷ CORECLK(N|P) frequency in ns.

Table 7-60 Reset Switching Characteristics Over Recommended Operating Conditions
(see Figure 7-18, Figure 7-19, Figure 7-20 and Figure 7-21)

No.	Parameter	Min	Max	Unit
Power-on-Reset				
3	td(PORzH-RESETSTATzH) Delay Time - $\overline{\text{RESETSTAT}}$ high after $\overline{\text{POR}}$ high		TBD	μs
Full-Reset				
7	td(RESETFULLzH-RESETSTATzH) Delay Time - $\overline{\text{RESETSTAT}}$ high after $\overline{\text{RESETFULL}}$ high		TBD	μs
Hard Reset				
11	td(RESETzH-RESETSTATzH) Delay Time - $\overline{\text{RESETSTAT}}$ high after $\overline{\text{RESET}}$ high		TBD	μs
Soft Reset				
15	td(RESETzH-RESETSTATzH) Delay Time - $\overline{\text{RESETSTAT}}$ high after $\overline{\text{RESET}}$ high		TBD	μs
End of Table 7-60				

Figure 7-18 Power-On Reset Timing




Figure 7-19 Full-Reset Timing




Figure 7-20 Hard-Reset Timing




Figure 7-21 Soft-Reset Timing





Table 7-61 Boot Configuration Timing Requirements⁽¹⁾
(See Figure 7-22)

No.		Min	Max	Unit
1	tsu(GPIO _{On} -PORz) Setup Time - GPIO valid before $\overline{\text{POR}}$ asserted	12C		ns
2	th(PORz-GPIO _{On}) Hold Time - GPIO valid after $\overline{\text{POR}}$ asserted	12C		ns

End of Table 7-61

¹ C = 1 ÷ CORECLK(N|P) frequency in ns.

Figure 7-22 Boot Configuration Timing



7.8 Main PLL and PLL Controller


This section provides a description of the Main PLL and the PLL controller. For details on the operation of the PLL controller module, see the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* (literature number [SPRUGV2](#)).



Note—The Main PLL controller registers can be accessed by any master in the device.

The Main PLL is controlled by the standard PLL controller. The PLL controller manages the clock ratios, alignment, and gating for the system clocks to the device. [Figure 7-23](#) shows a block diagram of the main PLL controller. The following paragraphs define the clocks and PLL controller parameters.

Figure 7-23 Main PLL and PLL Controller



The inputs, multiply factor within the PLL, and post-division for each of the chip-level clocks from the PLL output. The PLL controller also controls reset propagation through the chip, clock alignment, and test points. The PLL controller monitors the PLL status and provides an output signal indicating when the PLL is locked.

Main PLL power is supplied externally via the Main PLL power-supply pin (AVDDA1). An external EMI filter circuit must be added to all PLL supplies. See the *Hardware Design Guide for KeyStone Devices* (literature number [SPRABI2](#)), for detailed recommendations. For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than those shown. For reduced PLL jitter, maximize the spacing between switching signal traces and the PLL external components (C1, C2, and the EMI Filter).

The minimum SYSCLK rise and fall times should also be observed. For the input clock timing requirements, see Section 7.8.4 “[Main PLL Controller/SRIO/HyperLink/PCIe Clock Input Electrical Data/Timing](#)”.



CAUTION—The PLL controller module as described in the see the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* (literature number [SPRUGV2](#)) includes a superset of features, some of which are not supported on the TMS320C6674 device. The following sections describe the registers that are supported; it should be assumed that any registers not included in these sections is not supported by the device. Furthermore, only the bits within the registers described here are supported. Avoid writing to any reserved memory location or changing the value of reserved bits.

7.8.1 Main PLL Controller Device-Specific Information

7.8.1.1 Internal Clocks and Maximum Operating Frequencies

The Main PLL, used to drive the CorePacs, the switch fabric, and a majority of the peripheral clocks (all but the DDR3 and the PASS modules) requires a PLL controller to manage the various clock divisions, gating, and synchronization. The Main PLL's PLL controller has several SYSCLK outputs that are listed below, along with the clock description. Each SYSCLK has a corresponding divider that divides down the output clock of the PLL. Note that dividers are not programmable unless explicitly mentioned in the description below.

- **REFCLK:** Full-rate clock for CorePac 0~CorePac 7.
- **SYSCLK2:** 1/x-rate clock for CorePac (emulation) and the ADTF module. Default rate for this will be 1/3. This is programmable from /1 to /32, where this clock does not violate the max of 350 MHz. The SYSCLK2 can be turned off by software.
- **SYSCLK3:** 1/2-rate clock used to clock the L2/MSMC, HyperLink, CPU/2 SCR, DDR EMIF and CPU/2 EDMA.
- **SYSCLK4:** 1/3-rate clock for the switch fabrics and fast peripherals. The Debug_SS and ETBs will use this as well.
- **SYSCLK5:** 1/y-rate clock for system trace module only. Default rate for this will be 1/5. It is configurable and the max configurable clock is 210 MHz and min configuration clock is 32 MHz. The SYSCLK5 can be turned off by software.
- **SYSCLK6:** 1/64-rate clock. 1/64 rate clock (emif_ptv) used to clock the PVT compensated buffers for DDR3 EMIF.
- **SYSCLK7:** 1/6-rate clock for slow peripherals and sources the SYSCLKOUT output pin.
- **SYSCLK8:** 1/z-rate clock. This clock is used as slow_sysclk in the system. Default for this will be 1/64. This is programmable from /24 to /80.
- **SYSCLK9:** 1/12-rate clock for SmartReflex.
- **SYSCLK10:** 1/3-rate clock for SRIO only.
- **SYSCLK11:** 1/6-rate clock for PSC only.

Only SYSCLK2, SYSCLK5 and SYSCLK8 are programmable on TMS320C6674 device.



Note—In case any of the other programmable SYSCLKs are set slower than 1/64 rate, then SYSCLK8 (SLOW_SYSCLK) needs to be programmed to either match, or be slower than, the slowest SYSCLK in the system.

7.8.1.2 Main PLL Controller Operating Modes

The Main PLL controller has two modes of operation: bypass mode and PLL mode. The mode of operation is determined by the PLEN bit of the PLL control register (PLLCTL). In PLL mode, REFCLK is generated from the PLL output using the divider POSTDIV and the PLL multiplier PLLM. In bypass mode, PLL output is fed directly to REFCLK.

All hosts must hold off accesses to the DSP while the frequency of its internal clocks is changing. A mechanism must be in place such that the DSP notifies the host when the PLL configuration has completed.

7.8.1.3 Main PLL Stabilization, Lock, and Reset Times

The PLL stabilization time is the amount of time that must be allotted for the internal PLL regulators to become stable after device powerup. The PLL should not be operated until this stabilization time has expired.

The PLL reset time is the amount of wait time needed when resetting the PLL (writing PLLRST = 1), in order for the PLL to properly reset, before bringing the PLL out of reset (writing PLLRST = 0). For the Main PLL reset time value, see [Table 7-62](#).

The PLL lock time is the amount of time needed from when the PLL is taken out of reset (PLLRST = 1 with PLEN = 0) to when the PLL controller can be switched to PLL mode (PLEN = 1). The Main PLL lock time is given in [Table 7-62](#).

Table 7-62 Main PLL Stabilization, Lock, and Reset Times

	Min	Typ	Max	Unit
PLL stabilization time	100			μs
PLL lock time			2000 × C ⁽¹⁾	
PLL reset time	1000			ns
End of Table 7-62				

¹ C = SYSCLK(N|P) cycle time in ns.

7.8.2 PLL Controller Memory Map

The memory map of the PLL controller is shown in [Table 7-63](#). TMS320C6674 specific PLL Controller register definitions can be found in the sections following the [Table 7-63](#), for other registers in the table, see the *Phase Locked Loop (PLL) Controller for Keystone Devices User Guide* (literature number [SPRUGV2](#)).



CAUTION—Note that only registers documented here are accessible on the TMS320C6674. Other addresses in the PLL controller memory map including the reserved registers should not be modified. Furthermore, only the bits within the registers described here are supported. Avoid writing to any reserved memory location or changing the value of reserved bits. It is recommended to use read-modify-write sequence to make any changes to the valid bits in the register.

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-63 PLL Controller Registers (Including Reset Controller)

Hex Address Range	Acronym	Register Name
0231 0000 - 0231 00E3	-	Reserved
0231 00E4	RSTYPE	Reset Type Status Register (Reset Controller)
0231 00E8	RSTCTRL	Software Reset Control Register (Reset Controller)
0231 00EC	RSTCFG	Reset Configuration Register (Reset Controller)
0231 00F0	RSISO	Reset isolation register(Reset Controller)
0231 00F0 - 0231 00FF	-	Reserved
0231 0100	PLLCTL	PLL Control Register
0231 0104	-	Reserved
0231 0108	SECCTL	PLL Secondary Control Register
0231 010C	-	Reserved
0231 0110	PLLM	PLL Multiplier Control Register
0231 0114	PREDIV	PLL pre-divider control register
0231 0118	PLLDIV1	Reserved
0231 011C	PLLDIV2	PLL controller divider 2 register
0231 0120	PLLDIV3	Reserved
0231 0124	-	Reserved
0231 0128	POSTDIV	PLL Post-Divider Register
0231 012C - 0231 0134	-	Reserved
0231 0138	PLLCMD	PLL Controller Command Register
0231 013C	PLLSTAT	PLL Controller Status Register
0231 0140	ALNCTL	PLL Controller Clock Align Control Register
0231 0144	DCHANGE	PLLDIV Ratio Change Status Register
0231 0148	CKEN	Reserved
0231 014C	CKSTAT	Reserved
0231 0150	SYSTAT	SYCLK Status Register
0231 0154 - 0231 015C	-	Reserved
0231 0160	PLLDIV4	Reserved
0231 0164	PLLDIV5	PLL Controller Divider 5 Register
0231 0168	PLLDIV6	Reserved
0231 016C	PLLDIV7	Reserved
0231 0170	PLLDIV8	PLL Controller Divider 8 Register
0231 0174 - 0231 0193	PLLDIV9 - PLLDIV16	Reserved
0231 0194 - 0231 01FF	-	Reserved

End of Table 7-63

ADVANCE INFORMATION

7.8.2.1 PLL Secondary Control Register (SECCTL)

The PLL Secondary Control Register contains extra fields to control the Main PLL and is shown in [Figure 7-24](#) and described in [Table 7-64](#).

Figure 7-24 PLL Secondary Control Register (SECCTL)

31	24	23	22	21	20	19	18	0
Reserved				BYPASS	OUTPUT_DIVIDE			Reserved
R-0000 0000				RW-0	RW-0	RW-0	RW-1	RW-001 0000 0000 0000 0000

Legend: R/W = Read/Write; R = Read only; -n = value after reset

Table 7-64 PLL Secondary Control Register (SECCTL) Field Descriptions

Bit	Field	Description
31-24	Reserved	Reserved
23	BYPASS	Main PLL Bypass Enable 0 = Main PLL Bypass disabled 1 = Main PLL Bypass enabled
22-19	OUTPUT_DIVIDE	Output Divider ratio bits. 0h = ÷1. Divide frequency by 1. 1h = ÷2. Divide frequency by 2. 2h = ÷3. Divide frequency by 3. 3h = ÷4. Divide frequency by 4. 4h - Fh = ÷5 to ÷16. Divide frequency by 5 to divide frequency by 80.
18-0	Reserved	Reserved
End of Table 7-64		

7.8.2.2 PLL Controller Divider Register (PLLDIV2, PLLDIV5, PLLDIV8)

The PLL controller divider registers (PLLDIV2, PLLDIV5, PLLDIV8) are shown in [Figure 7-25](#) and described in [Table 7-65](#). The default values of the RATIO field on a reset for PLLDIV2, PLLDIV5, and PLLDIV8 are different and mentioned in the footnote of [Figure 7-25](#).

Figure 7-25 PLL Controller Divider Register (PLLDIVn)

31	16	15	14	8	7	0
Reserved		Dn ⁽¹⁾ EN	Reserved		RATIO	
R-0		R/W-1	R-0		R/W-n ⁽²⁾	

Legend: R/W = Read/Write; R = Read only; -n = value after reset

1 D2EN for PLLDIV2; D5EN for PLLDIV5; D8EN for PLLDIV8

2 n=02h for PLLDIV2; n=04h for PLLDIV5; n=3Fh for PLLDIV8

Table 7-65 PLL Controller Divider Register (PLLDIVn) Field Descriptions

Bit	Field	Description
31-16	Reserved	Reserved.
15	DnEN	Divider Dn enable bit. (see footnote of Figure 7-25) 0 = Divider n is disabled. 1 = No clock output. Divider n is enabled.

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-65 PLL Controller Divider Register (PLLDIVn) Field Descriptions

Bit	Field	Description
14-8	Reserved	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
7-0	RATIO	Divider ratio bits. (see footnote of Figure 7-25) 0h = ÷1. Divide frequency by 1. 1h = ÷2. Divide frequency by 2. 2h = ÷3. Divide frequency by 3. 3h = ÷4. Divide frequency by 4. 4h - 4Fh = ÷5 to ÷80. Divide frequency by 5 to divide frequency by 80.
End of Table 7-65		

7.8.2.3 PLL Controller Clock Align Control Register (ALNCTL)

The PLL controller clock align control register (ALNCTL) is shown in [Figure 7-26](#) and described in [Table 7-66](#).

Figure 7-26 PLL Controller Clock Align Control Register (ALNCTL)

31		8	7	6	5	4	3	2	1	0
Reserved		ALN8	Reserved	ALN5	Reserved	ALN2	Reserved	Reserved	Reserved	Reserved
R-0		R/W-1	R-0	R/W-1	R-0	R/W-1	R-0	R-0	R-0	R-0

Legend: R/W = Read/Write; R = Read only; -n = value after reset, for reset value

Table 7-66 PLL Controller Clock Align Control Register (ALNCTL) Field Descriptions

Bit	Field	Description
31-8 6-5 3-2 0	Reserved	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
7 4 1	ALN8 ALN5 ALN2	SYSClk _n alignment. Do not change the default values of these fields. 0 = Do not align SYSClk _n to other SYSClks during GO operation. If SYS _n in DCHANGE is set, SYSClk _n switches to the new ratio immediately after the GOSET bit in PLLCMD is set. 1 = Align SYSClk _n to other SYSClks selected in ALNCTL when the GOSET bit in PLLCMD is set and SYS _n in DCHANGE is 1. The SYSClk _n rate is set to the ratio programmed in the RATIO bit in PLLDIV _n .
End of Table 7-66		

7.8.2.4 PLLDIV Divider Ratio Change Status Register (DCHANGE)

Whenever a different ratio is written to the PLLDIV_n registers, the PLLCTL flags the change in the DCHANGE status register. During the GO operation, the PLL controller will change only the divide ratio of the SYSClks with the bit set in DCHANGE. Note that the ALNCTL register determines if that clock also needs to be aligned to other clocks. The PLLDIV divider ratio change status register is shown in [Figure 7-27](#) and described in [Table 7-67](#).

Figure 7-27 PLLDIV Divider Ratio Change Status Register (DCHANGE)

31		8	7	6	5	4	3	2	1	0
Reserved		SYS8	Reserved	SYS5	Reserved	SYS2	Reserved	Reserved	Reserved	Reserved
R-0		R/W-0	R-0	R/W-0	R-0	R/W-0	R-0	R-0	R-0	R-0

Legend: R/W = Read/Write; R = Read only; -n = value after reset, for reset value

Table 7-67 PLLDIV Divider Ratio Change Status Register (DCHANGE) Field Descriptions

Bit	Field	Description
31-8 6-5 3-2 0	Reserved	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
7 4 1	SYS8 SYS5 SYS2	Identifies when the SYSCLK _n divide ratio has been modified. 0 = SYSCLK _n ratio has not been modified. When GOSET is set, SYSCLK _n will not be affected. 1 = SYSCLK _n ratio has been modified. When GOSET is set, SYSCLK _n will change to the new ratio.
End of Table 7-67		

7.8.2.5 SYSCLK Status Register (SYSTAT)

The SYSCLK status register (SYSTAT) shows the status of SYSCLK[11:1]. SYSTAT is shown in [Figure 7-28](#) and described in [Table 7-68](#).

Figure 7-28 SYSCLK Status Register (SYSTAT)

31	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	SYS11ON	SYS10ON	SYS9ON	SYS8ON	SYS7ON	SYS6ON	SYS5ON	SYS4ON	SYS3ON	SYS2ON	SYS1ON	
R-n	R-1	R-1	R-1	R-1	R-1	R-1	R-1	R-1	R-1	R-1	R-1	R-1

Legend: R/W = Read/Write; R = Read only; -n = value after reset

Table 7-68 SYSCLK Status Register (SYSTAT) Field Descriptions

Bit	Field	Description
31-11	Reserved	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
10-0	SYS[N ⁽¹⁾]ON	SYSCLK[N] on status. 0 = SYSCLK[N] is gated. 1 = SYSCLK[N] is on.
End of Table 7-68		

1 Where N = 1, 2, 3, ..., N (Not all these output clocks may be used on a specific device. For more information, see the device-specific data manual)

7.8.2.6 Reset Type Status Register (RSTYPE)

The reset type status (RSTYPE) register latches the cause of the last reset. If multiple reset sources occur simultaneously, this register latches the highest priority reset source. The Reset Type Status register is shown in [Figure 7-29](#) and described in [Table 7-69](#).

Figure 7-29 Reset Type Status Register (RSTYPE)

31	29	28	27	12	11	8	7	3	2	1	0
Reserved	EMU-RST	Reserved	Reserved	WDRST[N]	Reserved	Reserved	PLLCTRLRST	RESET	POR		
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

Legend: R = Read only; -n = value after reset

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-69 Reset Type Status Register (RSTYPE) Field Descriptions

Bit	Field	Description
31-29	Reserved	Reserved. Read only. Always reads as 0. Writes have no effect.
28	EMU-RST	Reset initiated by emulation. 0 = Not the last reset to occur. 1 = The last reset to occur.
27-12	Reserved	Reserved. Read only. Always reads as 0. Writes have no effect.
11	WDRST3	Reset initiated by Watchdog Timer[N]. 0 = Not the last reset to occur. 1 = The last reset to occur.
10	WDRST2	
9	WDRST1	
8	WDRST0	
7-3	Reserved	Reserved. Read only. Always reads as 0. Writes have no effect.
2	PLLCTLRST	Reset initiated by PLLCTL. 0 = Not the last reset to occur. 1 = The last reset to occur.
1	RESET	RESET reset. 0 = RESET was not the last reset to occur. 1 = RESET was the last reset to occur.
0	POR	Power-on reset. 0 = Power-on reset was not the last reset to occur. 1 = Power-on reset was the last reset to occur.

End of Table 7-69

7.8.2.7 Reset Control Register (RSTCTRL)

This register contains a key that enables writes to the MSB of this register and the RSTCFG register. The key value is 0x5A69. A valid key will be stored as 0x000C, any other key value is invalid. When the RSTCTRL or the RSTCFG is written, the key is invalidated. Every write must be set up with a valid key. The Software Reset Control register (RSTCTRL) is shown in Figure 7-30 and described in Table 7-70.

Figure 7-30 Reset Control Register (RSTCTRL)

31	17	16	15	0
Reserved		SWRST	KEY	
R-0x0000		R/W-0x ⁽¹⁾	R/W-0x0003	

Legend: R = Read only; -n = value after reset;

1 Writes are conditional based on valid key.

Table 7-70 Reset Control Register (RSTCTRL) Field Descriptions

Bit	Field	Description
31-17	Reserved	Reserved.
16	SWRST	Software reset 0 = Reset 1 = Not reset
15-0	KEY	Key used to enable writes to RSTCTRL and RSTCFG.

End of Table 7-70

7.8.2.8 Reset Configuration Register (RSTCFG)

This register is used to configure the type of reset initiated by $\overline{\text{RESET}}$, Watchdog Timer and the PLL controller's RSTCTRL register; i.e., a Hard reset or a Soft reset. By default, these resets will be Hard resets. The Reset Configuration register (RSTCFG) is shown in Figure 7-31 and described in Table 7-71.

Figure 7-31 Reset Configuration Register (RSTCFG)

31	16	15	14	13	12	11	4	3	0
Reserved		Reserved		PLLCTLRSTTYPE	$\overline{\text{RESETTYPE}}$	Reserved		WDTYPE[N] ⁽¹⁾	
R-0x0000		R-00		R/W-0 ⁽²⁾	R/W-0 ²	R-0x0		R/W-0x00 ²	

Legend: R = Read only; R/W = Read/Write; -n = value after reset

1 Where N = 1, 2, 3,...,N (Not all these output may be used on a specific device. For more information, see the device-specific data manual)

2 Writes are conditional based on valid key. For details, see Section 7.8.2.7 "Reset Control Register (RSTCTRL)".

Table 7-71 Reset Configuration Register (RSTCFG) Field Descriptions

Bit	Acronym	Description
31-14	Reserved	Reserved.
13	PLLCTLRSTTYPE	PLL controller initiates a software-driven reset of type: 0 = Hard reset (default) 1 = Soft reset
12	$\overline{\text{RESETTYPE}}$	$\overline{\text{RESET}}$ initiates a reset of type: 0 = Hard Reset (default) 1 = Soft Reset
11-4	Reserved	Reserved.
3	WDTYPE3	Watchdog Timer [N] initiates a reset of type: 0 = Hard Reset (default) 1 = Soft Reset
2	WDTYPE2	
1	WDTYPE1	
0	WDTYPE0	
End of Table 7-71		

7.8.2.9 Reset Isolation Register (RSISO)

This register is used to select the module clocks that must maintain their clocking without pausing through non Power-on reset. Setting any of these bits effectively blocks reset to all PLLCTL registers in order to maintain current values of PLL multiplier, divide ratios and other settings. The Reset Isolation register (RSTCTRL) is shown in Figure 7-32 and described in Table 7-72.

Figure 7-32 Reset Isolation Register (RSISO)

31	16	15	10	9	8	7	4	3	2	0
Reserved		Reserved		SRIOISO	SRISO	Reserved		AIF2ISO	Reserved	
R-0x0000		R-0x00		R/W-0	R/W-0	R-0x0		R/W-0	R-000	

Legend: R = Read only; R/W = Read/Write; -n = value after reset

Table 7-72 Reset Isolation Register (RSISO) Field Descriptions

Bit	Acronym	Description
31-10	Reserved	Reserved.
9	SRIOISO	Isolate SRIO module 0 = Not reset isolated 1 = Reset Isolated
8	SRISO	Isolate SmartReflex 0 = Not reset isolated 1 = Reset Isolated
7-4	Reserved	Reserved.
3	AIF2ISO	Isolate AIF2 module 0 = Not reset isolated 1 = Reset isolated
2-0	Reserved	Reserved.
End of Table 7-72		

7.8.3 Main PLL Control Register

The Main PLL uses a chip-level register (MAINPLLCTL) along with the PLL controller for its configuration. This MMR exists inside the Bootcfg space. To write to this register, software should go through an un-locking sequence using KICK0/KICK1 registers. For valid configurable values into the MAINPLLCTL register see Section 2.5.3 “PLL Boot Configuration Settings” on page 31. See section 3.3.4 “Kicker Mechanism (KICK0 and KICK1) Register” on page 66 for the address location of the registers and locking and unlocking sequences for accessing the registers. This register is reset on $\overline{\text{POR}}$ only.

Figure 7-33 Main PLL Control Register (MAINPLLCTL)

31	24	23	19	18	16	15	12	11	6	5	0
BWADJ[7:0]			Reserved			PLLM[12:6]			Reserved		PLLD
RW,+0000 0101			RW - 0000 0			RW,+0000000			RW, +000000		RW,+000000

Legend: RW = Read/Write; -n = value after reset

7.8.4 Main PLL Controller/SRIO/HyperLink/PCIe Clock Input Electrical Data/Timing

Table 7-73 Main PLL Control Register Field Descriptions

Bit	Field	Description
31-24	BWADJ[7:0]	BWADJ should be programmed to a value equal to half of PLLM[12:0]
23-19	Reserved	Reserved
18-12	PLLM[12:6]	A 13-bit bus that selects the values for the multiplication factor (see Note below)
11-6	Reserved	Reserved
5-0	PLLD	A 6-bit bus that selects the values for the reference divider
End of Table 7-73		



Note—PLLM[5:0] bits of the multiplier is controlled by the PLLM register inside the PLL controller and PLLM[12:6] bits are controlled by the above chip level register. MAINPLLCTL register PLLM[12:6] bits should be written just before writing to PLLM register PLLM[5:0] bits in the controller to have the complete 13 bit value latched when the GO operation is initiated in the PLL controller. See the *Phase Locked Loop*

(PLL) Controller for KeyStone Devices User Guide (literature number [SPRUGV2](#)) for the recommended programming sequence. Output Divide ratio and Bypass enable/disable of the Main PLL is controlled by the SECCTL register in the PLL Controller. See the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* (literature number [SPRUGV2](#)) for more details.

Table 7-74 Main PLL Controller/SRIO/HyperLink/PCle Clock Input Timing Requirements (Part 1 of 2)
(see [Figure 7-34](#) and [Figure 7-35](#))

No.			Min	Max	Unit
CORECLK[P:N]					
1	tc(CORECLKN)	Cycle Time _ CORECLKN cycle time	10	25	ns
1	tc(CORECLKP)	Cycle Time _ CORECLKP cycle time	10	25	ns
3	tw(CORECLKN)	Pulse Width _ CORECLKN high	0.45*tc(CORECLKN)	0.55*tc(CORECLKN)	ns
2	tw(CORECLKN)	Pulse Width _ CORECLKN low	0.45*tc(CORECLKN)	0.55*tc(CORECLKN)	ns
2	tw(CORECLKP)	Pulse Width _ CORECLKP high	0.45*tc(CORECLKP)	0.55*tc(CORECLKP)	ns
3	tw(CORECLKP)	Pulse Width _ CORECLKP low	0.45*tc(CORECLKP)	0.55*tc(CORECLKP)	ns
4	tr(CORECLKN_250mv)	Transition Time _ CORECLKN Rise time (250mV)	50	350	ps
4	tf(CORECLKN_250mv)	Transition Time _ CORECLKN Fall time (250mV)	50	350	ps
4	tr(CORECLKP_250mv)	Transition Time _ CORECLKP Rise time (250mV)	50	350	ps
4	tf(CORECLKP_250mv)	Transition Time _ CORECLKP Fall time (250mV)	50	350	ps
5	tj(CORECLKN)	Jitter, Peak_to_Peak _ Periodic CORECLKN		100	ps
5	tj(CORECLKP)	Jitter, Peak_to_Peak _ Periodic CORECLKP		100	ps
SRIOSGMIICLK[P:N]					
1	tc(SRIOSGMIICLKN)	Cycle Time _ SRIOSGMIICLKN cycle time	3.2	6.4	ns
1	tc(SRIOSGMIICLKP)	Cycle Time _ SRIOSGMIICLKP cycle time	3.2	6.4	ns
3	tw(SRIOSGMIICLKN)	Pulse Width _ SRIOSGMIICLKN high	0.45*tc(SRIOSGMIICLKN)	0.55*tc(SRIOSGMIICLKN)	ns
2	tw(SRIOSGMIICLKN)	Pulse Width _ SRIOSGMIICLKN low	0.45*tc(SRIOSGMIICLKN)	0.55*tc(SRIOSGMIICLKN)	ns
2	tw(SRIOSGMIICLKP)	Pulse Width _ SRIOSGMIICLKP high	0.45*tc(SRIOSGMIICLKP)	0.55*tc(SRIOSGMIICLKP)	ns
3	tw(SRIOSGMIICLKP)	Pulse Width _ SRIOSGMIICLKP low	0.45*tc(SRIOSGMIICLKP)	0.55*tc(SRIOSGMIICLKP)	ns
4	tr(SRIOSGMIICLKN_250mv)	Transition Time _ SRIOSGMIICLKN Rise time (250mV)	50	350	ps
4	tf(SRIOSGMIICLKN_250mv)	Transition Time _ SRIOSGMIICLKN Fall time (250mV)	50	350	ps
4	tr(SRIOSGMIICLKP_250mv)	Transition Time _ SRIOSGMIICLKP Rise time (250mV)	50	350	ps
4	tf(SRIOSGMIICLKP_250mv)	Transition Time _ SRIOSGMIICLKP Fall time (250mV)	50	350	ps
4	tr(SRIOSGMIICLKN)	Transition Time _ SRIOSGMIICLKN Rise time (VOH)	50	1300	ps
4	tf(SRIOSGMIICLKP)	Transition Time _ SRIOSGMIICLKN Fall time (VOH)	50	1300	ps
4	tr(SRIOSGMIICLKN)	Transition Time _ SRIOSGMIICLKP Rise time (VOH)	50	1300	ps
4	tf(SRIOSGMIICLKP)	Transition Time _ SRIOSGMIICLKP Fall time (VOH)	50	1300	ps
5	tj(SRIOSGMIICLKN)	Jitter, Peak_to_Peak _ Periodic SRIOSGMIICLKN		4	ps,RMS
5	tj(SRIOSGMIICLKP)	Jitter, Peak_to_Peak _ Periodic SRIOSGMIICLKP		4	ps,RMS
5	tj(SRIOSGMIICLKN)	Jitter, Peak_to_Peak _ Periodic SRIOSGMIICLKN (SRIO Not Used)		8	ps,RMS
5	tj(SRIOSGMIICLKP)	Jitter, Peak_to_Peak _ Periodic SRIOSGMIICLKP (SRIO Not Used)		8	ps,RMS
MCMCLK[P:N]					
1	tc(MCMCLKN)	Cycle Time _ MCMCLKN cycle time	3.2	6.4	ns
1	tc(MCMCLKP)	Cycle Time _ MCMCLKP cycle time	3.2	6.4	ns

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-74 Main PLL Controller/SRIO/HyperLink/PCIe Clock Input Timing Requirements (Part 2 of 2)
(see Figure 7-34 and Figure 7-35)

No.			Min	Max	Unit
3	tw(MCMCLKN)	Pulse Width _ MCMCLKN high	$0.45 \cdot t_c(\text{MCMCLKN})$	$0.55 \cdot t_c(\text{MCMCLKN})$	ns
2	tw(MCMCLKN)	Pulse Width _ MCMCLKN low	$0.45 \cdot t_c(\text{MCMCLKN})$	$0.55 \cdot t_c(\text{MCMCLKN})$	ns
2	tw(MCMCLKP)	Pulse Width _ MCMCLKP high	$0.45 \cdot t_c(\text{MCMCLKP})$	$0.55 \cdot t_c(\text{MCMCLKP})$	ns
3	tw(MCMCLKP)	Pulse Width _ MCMCLKP low	$0.45 \cdot t_c(\text{MCMCLKP})$	$0.55 \cdot t_c(\text{MCMCLKP})$	ns
4	tr(MCMCLKN_250mv)	Transition Time _ MCMCLKN Rise time (250mV)	50	350	ps
4	tf(MCMCLKN_250mv)	Transition Time _ MCMCLKN Fall time (250mV)	50	350	ps
4	tr(MCMCLKP_250mv)	Transition Time _ MCMCLKP Rise time (250mV)	50	350	ps
4	tf(MCMCLKP_250mv)	Transition Time _ MCMCLKP Fall time (250mV)	50	350	ps
4	tr(MCMCLKN)	Transition Time _ MCMCLKN Rise time (VOH)	50	1300	ps
4	tf(MCMCLKP)	Transition Time _ MCMCLKN Fall time (VOH)	50	1300	ps
4	tr(MCMCLKN)	Transition Time _ MCMCLKP Rise time (VOH)	50	1300	ps
4	tf(MCMCLKP)	Transition Time _ MCMCLKP Fall time (VOH)	50	1300	ps
5	tj(MCMCLKN)	Jitter, Peak_to_Peak _ Periodic MCMCLKN		4	ps,RMS
5	tj(MCMCLKP)	Jitter, Peak_to_Peak _ Periodic MCMCLKP		4	ps,RMS
PCIECLK[P:N]					
1	tc(PCIECLKN)	Cycle Time _ PCIECLKN cycle time	3.2	10	ns
1	tc(PCIECLKP)	Cycle Time _ PCIECLKP cycle time	3.2	10	ns
3	tw(PCIECLKN)	Pulse Width _ PCIECLKN high	$0.45 \cdot t_c(\text{PCIECLKN})$	$0.55 \cdot t_c(\text{PCIECLKN})$	ns
2	tw(PCIECLKN)	Pulse Width _ PCIECLKN low	$0.45 \cdot t_c(\text{PCIECLKN})$	$0.55 \cdot t_c(\text{PCIECLKN})$	ns
2	tw(PCIECLKP)	Pulse Width _ PCIECLKP high	$0.45 \cdot t_c(\text{PCIECLKP})$	$0.55 \cdot t_c(\text{PCIECLKP})$	ns
3	tw(PCIECLKP)	Pulse Width _ PCIECLKP low	$0.45 \cdot t_c(\text{PCIECLKP})$	$0.55 \cdot t_c(\text{PCIECLKP})$	ns
4	tr(PCIECLKN_250mv)	Transition Time _ PCIECLKN Rise time (250mV)	50	350	ps
4	tf(PCIECLKN_250mv)	Transition Time _ PCIECLKN Fall time (250mV)	50	350	ps
4	tr(PCIECLKP_250mv)	Transition Time _ PCIECLKP Rise time (250mV)	50	350	ps
4	tf(PCIECLKP_250mv)	Transition Time _ PCIECLKP Fall time (250mV)	50	350	ps
4	tr(PCIECLKN)	Transition Time _ PCIECLKN Rise time (VOH)	50	1300	ps
4	tf(PCIECLKP)	Transition Time _ PCIECLKN Fall time (VOH)	50	1300	ps
4	tr(PCIECLKN)	Transition Time _ PCIECLKP Rise time (VOH)	50	1300	ps
4	tf(PCIECLKP)	Transition Time _ PCIECLKP Fall time (VOH)	50	1300	ps
5	tj(PCIECLKN)	Jitter, Peak_to_Peak _ Periodic PCIECLKN		4	ps,RMS
5	tj(PCIECLKP)	Jitter, Peak_to_Peak _ Periodic PCIECLKP		4	ps,RMS

End of Table 7-74

Figure 7-34 Main PLL Controller/SRIO/HyperLink/PCIe Clock Input Timing





Figure 7-35 PLL Transition Time




7.9 DD3 PLL

The DDR3 PLL generates interface clocks for the DDR3 memory controller. When coming out of power-on reset, DDR3 PLL is programmed to a valid frequency during the boot config before being enabled and used.

DDR3 PLL power is supplied externally via the Main PLL power-supply pin (AVDDA2). An external EMI filter circuit must be added to all PLL supplies. See the *Hardware Design Guide for KeyStone Devices* (literature number [SPRABI2](#)). For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than those shown. For reduced PLL jitter, maximize the spacing between switching signal traces and the PLL external components (C1, C2, and the EMI Filter).

Figure 7-36 DDR3 PLL Block Diagram



7.9.1 DDR3 PLL Control Register

The DDR3 PLL, which is used to drive the DDR PHY for the EMIF, does not use a PLL controller. DDR3 PLL can be controlled using the DDR3PLLCTL register located in the Bootcfg module. This MMR exists inside the Bootcfg space. To write to this register, software should go through an un-locking sequence using KICK0/KICK1 registers. For suggested configurable values see section 3.3.4 “[Kicker Mechanism \(KICK0 and KICK1\) Register](#)” on page 66 for the address location of the registers and locking and unlocking sequences for accessing the registers. This register is reset on $\overline{\text{POR}}$ only

Figure 7-37 DDR3 PLL Control Register (DDR3PLLCTL) ⁽¹⁾

31	24	23	22	19	18	16	15	6	5	0
Reserved	BYPASS	Reserved	PLLM	PLLD						
RW,+0000 1001	RW,+0	RW,+0001	RW,+0000000010011	RW,+000000						

Legend: RW = Read/Write; -n = value after reset

¹ This register is Reset on POR only. The regreset, reset and breset from PLL are all tied to a common pll0_ctrl_rst_n. The pwrdrn, regpwrdrn, bgpwrdrn are all tied to common pll0_ctrl_to_pll_pwrdrn.

Table 7-75 DDR3 PLL Control Register Field Descriptions

Bit	Field	Description
31-24	Reserved	Reserved
23	BYPASS	Enable Bypass Mode 0 = Bypass Disabled 1 = Bypass Enabled
22-19	Reserved	Reserved
18-6	PLLM	A 13-bit bus that selects the values for the multiplication factor (see Note below)
5-0	PLLD	A 6-bit bus that selects the values for the reference divider
End of Table 7-75		

7.9.2 DDR3 PLL Device-Specific Information


As shown in Figure 7-36, the output of DDR3 PLL (PLLOUT) is divided by 2 and directly fed to the DDR3 memory controller. The DDR3 PLL is affected by power-on reset. During power-on resets, the internal clocks of the DDR3 PLL are affected as described in Section 7.7 “Reset Controller” on page 202. DDR3 PLL is unlocked only during the power-up sequence and is locked by the time the RESETSTAT pin goes high. It does not lose lock during any of the other resets.

7.9.3 DDR3 PLL Input Clock Electrical Data/Timing

Table 7-76 DDR3 PLL DDRREFCLK(N|P) Timing Requirements
(see Figure 7-38 and Figure 7-35)

No.			Min		Max	Unit
DDRCLK[P:N]						
1	tc(DDRCLKN)	Cycle Time _ DDRCLKN cycle time	3.2		25	ns
1	tc(DDRCLKP)	Cycle Time _ DDRCLKP cycle time	3.2		25	ns
3	tw(DDRCLKN)	Pulse Width _ DDRCLKN high	0.45*tc(DDRCLKN)	0.55*tc(DDRCLKN)		ns
2	tw(DDRCLKN)	Pulse Width _ DDRCLKN low	0.45*tc(DDRCLKN)	0.55*tc(DDRCLKN)		ns
2	tw(DDRCLKP)	Pulse Width _ DDRCLKP high	0.45*tc(DDRCLKP)	0.55*tc(DDRCLKP)		ns
3	tw(DDRCLKP)	Pulse Width _ DDRCLKP low	0.45*tc(DDRCLKP)	0.55*tc(DDRCLKP)		ns
4	tr(DDRCLKN_250mv)	Transition Time _ DDRCLKN Rise time (250mV)	50		350	ps
4	tf(DDRCLKN_250mv)	Transition Time _ DDRCLKN Fall time (250mV)	50		350	ps
4	tr(DDRCLKP_250mv)	Transition Time _ DDRCLKP Rise time (250mV)	50		350	ps
4	tf(DDRCLKP_250mv)	Transition Time _ DDRCLKP Fall time (250mV)	50		350	ps
5	tj(DDRCLKN)	Jitter, Peak_to_Peak _ Periodic DDRCLKN	0.025*tc(DDRCLKN)			ps
5	tj(DDRCLKP)	Jitter, Peak_to_Peak _ Periodic DDRCLKP	0.025*tc(DDRCLKN)			ps
End of Table 7-76						

Figure 7-38 DDR3 PLL DDRCLK Timing




7.10 PASS PLL

The PASS PLL generates interface clocks for the Packet Accelerator Subsystem. Using the PACLKSEL pin the user can select the input source of PASS PLL as either the output of Main PLL mux or the PASSCLK clock reference sources. When coming out of power-on reset, PASS PLL comes out in a bypass mode and needs to be programmed to a valid frequency before being enabled and used.

PASS PLL power is supplied externally via the Main PLL power-supply pin (AVDDA3). An external EMI filter circuit must be added to all PLL supplies. Please see the *Hardware Design Guide for KeyStone Devices* (literature number [SPRABI2](#)). for detailed recommendations. For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than those shown. For reduced PLL jitter, maximize the spacing between switching signal traces and the PLL external components (C1, C2, and the EMI Filter).

Figure 7-39 PASS PLL Block Diagram



7.10.1 PASS PLL Control Register

The PASS PLL, which is used to drive the Packet Accelerator Sub-System, does not use a PLL controller. PASS PLL can be controlled using the PAPLLCTL register located in Bootcfg module. This MMR exists inside the Bootcfg space. To write to this register, software should go through an un-locking sequence using KICK0/KICK1 registers. For suggested configurable values see PLL Section. See section 3.3.4 “[Kicker Mechanism \(KICK0 and KICK1\) Register](#)” on page 66 for the address location of the registers and locking and unlocking sequences for accessing the registers. This register is reset on $\overline{\text{POR}}$ only

Figure 7-40 PASS PLL Control Register (PASSPLLCTL)⁽¹⁾

31	24	23	22	19	18	16	15	6	5	0
Reserved		BYPASS	Reserved	PLLM				PLLD		
RW,+0000 1001		RW,+0	RW,+0001	RW,+0000000010011				RW,+000000		

Legend: RW = Read/Write; -n = value after reset

¹ This register is Reset on POR only. The regreset, reset and breset from PLL are all tied to a common pll0_ctrl_rst_n The pwrdsn, regpwrdsn, bgpwrdsn are all tied to common pll0_ctrl_to_pll_pwrdsn.

Table 7-77 PASS PLL Control Register Field Descriptions

Bit	Field	Description
31-24	Reserved	Reserved
23	BYPASS	Enable Bypass Mode 0 = Bypass Disabled 1 = Bypass Enabled
22-19	Reserved	Reserved
18-6	PLLM	A 13-bit bus that selects the values for the multiplication factor (see Note below)
5-0	PLLD	A 6-bit bus that selects the values for the reference divider
End of Table 7-77		


7.10.2 PASS PLL Device-Specific Information

As shown in [Figure 7-39](#), the output of PASS PLL (PLLOUT) is divided by 2 and directly fed to the Packet Accelerator Sub-System. The PASS PLL is affected by power-on reset. During power-on resets, the internal clocks of the PASS PLL are affected as described in Section 7.7 “Reset Controller” on page 202. PASS PLL is unlocked only during the power-up sequence and is locked by the time the RESETSTAT pin goes high. It does not lose lock during any of the other resets.

Table 7-78 PASS PLL Timing Requirements
(See [Figure 7-41](#) and [Figure 7-35](#))

No.		Parameter	Min	Max	Unit
PASSCLK[P:N]					
1	tc(PASSCLKN)	Cycle Time _ PASSCLKN cycle time	3.2	6.4	ns
1	tc(PASSCLKP)	Cycle Time _ PASSCLKP cycle time	3.2	6.4	ns
3	tw(PASSCLKN)	Pulse Width _ PASSCLKN high	$0.45 \cdot tc(PASSCLKN)$	$0.55 \cdot tc(PASSCLKN)$	ns
2	tw(PASSCLKN)	Pulse Width _ PASSCLKN low	$0.45 \cdot tc(PASSCLKN)$	$0.55 \cdot tc(PASSCLKN)$	ns
2	tw(PASSCLKP)	Pulse Width _ PASSCLKP high	$0.45 \cdot tc(PASSCLKP)$	$0.55 \cdot tc(PASSCLKP)$	ns
3	tw(PASSCLKP)	Pulse Width _ PASSCLKP low	$0.45 \cdot tc(PASSCLKP)$	$0.55 \cdot tc(PASSCLKP)$	ns
4	tr(PASSCLKN_250mv)	Transition Time _ PASSCLKN Rise time (250mV)	50	350	ps
4	tf(PASSCLKN_250mv)	Transition Time _ PASSCLKN Fall time (250mV)	50	350	ps
4	tr(PASSCLKP_250mv)	Transition Time _ PASSCLKP Rise time (250mV)	50	350	ps
4	tf(PASSCLKP_250mv)	Transition Time _ PASSCLKP Fall time (250mV)	50	350	ps
5	tj(PASSCLKN)	Jitter, Peak_to_Peak _ Periodic PASSCLKN		100	ps, pk-pk
5	tj(PASSCLKP)	Jitter, Peak_to_Peak _ Periodic PASSCLKP		100	ps, pk-pk

Figure 7-41 PASS PLL Timing



7.11 DDR3 Memory Controller

The 64-bit DDR3 Memory Controller bus of the TMS320C6674 is used to interface to JEDEC standard-compliant DDR3 SDRAM devices. The DDR3 external bus interfaces only to DDR3 SDRAM devices; it does not share the bus with any other types of peripherals.

7.11.1 DDR3 Memory Controller Device-Specific Information

The TMS320C6674 includes one 64-bit wide 1.5-V DDR3 SDRAM EMIF interface. The DDR3 interface can operate at 800 Mega Transfers per Second (MTS), 1033 MTS, 1333 MTS, and 1600 MTS.

Due to the complicated nature of the interface, a limited number of topologies will be supported to provide a 16-bit, 32-bit, or 64-bit interface.

The DDR3 electrical requirements are fully specified in the DDR Jedec Specification JESD79-3C. Standard DDR3 SDRAMs are available in 8- and 16-bit versions, allowing for the following bank topologies to be supported by the interface:

- 72-bit: Five 16-bit SDRAMs (including 8 bits of ECC)
- 72-bit: Nine 8-bit SDRAMs (including 8 bits of ECC)
- 36-bit: Three 16-bit SDRAMs (including 4 bits of ECC)
- 36-bit: Five 8-bit SDRAMs (including 4 bits of ECC)
- 64-bit: Four 16-bit SDRAMs
- 64-bit: Eight 8-bit SDRAMs
- 32-bit: Two 16-bit SDRAMs
- 32-bit: Four 8-bit SDRAMs
- 16-bit: One 16-bit SDRAM
- 16-bit: Two 8-bit SDRAM

The approach to specifying interface timing for the DDR3 memory bus is different than on other interfaces such as I2C or SPI. For these other interfaces, the device timing was specified in terms of data manual specifications and I/O buffer information specification (IBIS) models. For the DDR3 memory bus, the approach is to specify compatible DDR3 devices and provide the printed circuit board (PCB) solution and guidelines directly to the user.

A race condition may exist when certain masters write data to the DDR3 memory controller. For example, if master A passes a software message via a buffer in external memory and does not wait for indication that the write completes, when master B attempts to read the software message, then the master B read may bypass the master A write and, thus, master B may read stale data and, therefore, receive an incorrect message.

Some master peripherals (e.g., EDMA3 transfer controllers) will always wait for the write to complete before signaling an interrupt to the system, thus avoiding this race condition. For masters that do not have a hardware specification of write-read ordering, it may be necessary to specify data ordering via software.

If master A does not wait for indication that a write is complete, it must perform the following workaround:

1. Perform the required write.
2. Perform a dummy write to the DDR3 memory controller module ID and revision register.
3. Perform a dummy read to the DDR3 memory controller module ID and revision register.
4. Indicate to master B that the data is ready to be read after completion of the read in step 3. The completion of the read in step 3 ensures that the previous write was done.

7.11.2 DDR3 Memory Controller Electrical Data/Timing

The *KeyStone DSP DDR3 Implementation Guidelines* (literature number [SPRABI1](#)) specifies a complete DDR3 interface solution as well as a list of compatible DDR3 devices. The DDR3 electrical requirements are fully specified in the DDR3 Jedec Specification JESD79-3C. TI has performed the simulation and system characterization to ensure all DDR3 interface timings in this solution are met; therefore, no electrical data/timing information is supplied here for this interface.



Note—TI supports *only* designs that follow the board design guidelines outlined in the application report.

7.12 I²C Peripheral

The inter-integrated circuit (I²C) module provides an interface between DSP and other devices compliant with Philips Semiconductors Inter-IC bus (I²C bus) specification version 2.1 and connected by way of an I²C bus. External components attached to this 2-wire serial bus can transmit/receive up to 8-bit data to/from the DSP through the I²C module.

7.12.1 I²C Device-Specific Information

The TMS320C6674 device includes an I²C peripheral module. NOTE: when using the I²C module, ensure there are external pullup resistors on the SDA and SCL pins.


The I²C modules on the C6674 may be used by the DSP to control local peripheral ICs (DACs, ADCs, etc.) or may be used to communicate with other controllers in a system or to implement a user interface.

The I²C port supports:

- Compatible with Philips I²C specification revision 2.1 (January 2000)
- Fast mode up to 400 Kbps (no fail-safe I/O buffers)
- Noise filter to remove noise 50 ns or less
- 7-bit and 10-bit device addressing modes
- Multi-master (transmit/receive) and slave (transmit/receive) functionality
- Events: DMA, interrupt, or polling
- Slew-rate limited open-drain output buffers

Figure 7-42 shows a block diagram of the I²C module.

Figure 7-42 I²C Module Block Diagram



7.12.2 I²C Peripheral Register Description(s)

Table 7-79 I²C Registers (Part 1 of 2)

Hex Address Range	Acronym	Register Name
02B0 4000	ICOAR	I ² C own address register
02B0 4004	ICIMR	I ² C interrupt mask/status register
02B0 4008	ICSTR	I ² C interrupt status register
02B0 400C	ICCLKL	I ² C clock low-time divider register
02B0 4010	ICCLKH	I ² C clock high-time divider register
02B0 4014	ICCNT	I ² C data count register
02B0 4018	ICDRR	I ² C data receive register
02B0 401C	ICSAR	I ² C slave address register
02B0 4020	ICDXR	I ² C data transmit register
02B0 4024	ICMDR	I ² C mode register
02B0 4028	ICIVR	I ² C interrupt vector register
02B0 402C	ICEMDR	I ² C extended mode register
02B0 4030	ICPSC	I ² C prescaler register

Table 7-79 I²C Registers (Part 2 of 2)

Hex Address Range	Acronym	Register Name
02B0 4034	ICPID1	I ² C peripheral identification register 1 [Value: 0x0000 0105]
02B0 4038	ICPID2	I ² C peripheral identification register 2 [Value: 0x0000 0005]
02B0 403C - 02B0 405C	-	Reserved
02B0 4060 - 02B3 407F	-	Reserved
02B0 4080 - 02B3 FFFF	-	Reserved
End of Table 7-79		

7.12.3 I²C Electrical Data/Timing

7.12.3.1 Inter-Integrated Circuits (I²C) Timing

Table 7-80 I²C Timing Requirements ⁽¹⁾
(see Figure 7-43)

No.			Standard Mode		Fast Mode		Units
			Min	Max	Min	Max	
1	t _{c(SCL)}	Cycle time, SCL	10		2.5		us
2	t _{su(SCLH-SDAL)}	Setup time, SCL high before SDA low (for a repeated START condition)	4.7		0.6		us
3	t _{h(SDAL-SCLL)}	Hold time, SCL low after SDA low (for a START and a repeated START condition)	4		0.6		us
4	t _{w(SCLL)}	Pulse duration, SCL low	4.7		1.3		us
5	t _{w(SCLH)}	Pulse duration, SCL high	4		0.6		us
6	t _{su(SDAV-SCLH)}	Setup time, SDA valid before SCL high	250		100 ⁽²⁾		ns
7	t _{h(SCLL-SDAV)}	Hold time, SDA valid after SCL low (For I ² C bus devices)	0 ⁽³⁾	3.45	0 ⁽³⁾	0.9 ⁽⁴⁾	us
8	t _{w(SDAH)}	Pulse duration, SDA high between STOP and START conditions	4.7		1.3		us
9	t _{r(SDA)}	Rise time, SDA		1000	20 + 0.1C _b ⁽⁵⁾	300	ns
10	t _{r(SCL)}	Rise time, SCL		1000	20 + 0.1C _b ⁽⁵⁾	300	ns
11	t _{f(SDA)}	Fall time, SDA		300	20 + 0.1C _b ⁽⁵⁾	300	ns
12	t _{f(SCL)}	Fall time, SCL		300	20 + 0.1C _b ⁽⁵⁾	300	ns
13	t _{su(SCLH-SDAH)}	Setup time, SCL high before SDA high (for STOP condition)	4		0.6		us
14	t _{w(SP)}	Pulse duration, spike (must be suppressed)			0	50	ns
15	C _b ⁽⁵⁾	Capacitive load for each bus line		400		400	pF
End of Table 7-80							

1 The I²C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down

2 A Fast-mode I²C-bus™ device can be used in a Standard-mode I²C-bus™ system, but the requirement t_{su(SDA-SCLH)} ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_r max + t_{su(SDA-SCLH)} = 1000 + 250 = 1250 ns (according to the Standard-mode I²C-Bus Specification) before the SCL line is released.

3 A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL.

4 The maximum t_{h(SDAL-SCLL)} has only to be met if the device does not stretch the low period [t_{w(SCLL)}] of the SCL signal.

5 C_b = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010

Figure 7-43 I²C Receive Timings





Table 7-81 I²C Switching Characteristics ⁽¹⁾
(see Figure 7-44)

No.	Parameter	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
16	$t_{c(SCL)}$ Cycle time, SCL	10		2.5		ms
17	$t_{su(SCLH-SDAL)}$ Setup time, SCL high to SDA low (for a repeated START condition)	4.7		0.6		ms
18	$t_{h(SDAL-SCLL)}$ Hold time, SDA low after SCL low (for a START and a repeated START condition)	4		0.6		ms
19	$t_{w(SCLL)}$ Pulse duration, SCL low	4.7		1.3		ms
20	$t_{w(SCLH)}$ Pulse duration, SCL high	4		0.6		ms
21	$t_{d(SDAV-SDLH)}$ Delay time, SDA valid to SCL high	250		100		ns
22	$t_{v(SDLL-SDAV)}$ Valid time, SDA valid after SCL low (For I ² C bus devices)	0		0	0.9	ms
23	$t_{w(SDAH)}$ Pulse duration, SDA high between STOP and START conditions	4.7		1.3		ms
24	$t_r(SDA)$ Rise time, SDA		1000	$20 + 0.1C_b^{(1)}$	300	ns
25	$t_r(SCL)$ Rise time, SCL		1000	$20 + 0.1C_b^{(1)}$	300	ns
26	$t_f(SDA)$ Fall time, SDA		300	$20 + 0.1C_b^{(1)}$	300	ns
27	$t_f(SCL)$ Fall time, SCL		300	$20 + 0.1C_b^{(1)}$	300	ns
28	$t_d(SCLH-SDAH)$ Delay time, SCL high to SDA high (for STOP condition)	4		0.6		ms
29	C_p Capacitance for each I ² C pin		10		10	pF

End of Table 7-81

¹ C_b = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.

Figure 7-44 I²C Transmit Timings



7.13 SPI Peripheral

The serial peripheral interconnect (SPI) module provides an interface between the DSP and other SPI-compliant devices. The primary intent of this interface is to allow for connection to a SPI ROM for boot. The SPI module on C6674 is supported only in Master mode. Additional chip-level components can also be included, such as temperature sensors or an I/O expander.

7.13.1 SPI Electrical Data/Timing

7.13.1.1 SPI Timing

Table 7-82 SPI Timing Requirements

See [Figure 7-45](#))

No.		Min	Max	Unit
Master Mode Timing Diagrams — Base Timings for 3 Pin Mode				
7	tsu(SOMI-SPC) Input Setup Time, SPIx_SOMI valid before receive edge of SPIx_CLK. Polarity = 0 Phase = 0	2		ns
7	tsu(SOMI-SPC) Input Setup Time, SPIx_SOMI valid before receive edge of SPIx_CLK. Polarity = 0 Phase = 1	2		ns
7	tsu(SOMI-SPC) Input Setup Time, SPIx_SOMI valid before receive edge of SPIx_CLK. Polarity = 1 Phase = 0	2		ns
7	tsu(SOMI-SPC) Input Setup Time, SPIx_SOMI valid before receive edge of SPIx_CLK. Polarity = 1 Phase = 1	2		ns
8	th(SPC-SOMI) Input Hold Time, SPIx_SOMI valid after receive edge of SPIx_CLK. Polarity = 0 Phase = 0	5		ns
8	th(SPC-SOMI) Input Hold Time, SPIx_SOMI valid after receive edge of SPIx_CLK. Polarity = 0 Phase = 1	5		ns
8	th(SPC-SOMI) Input Hold Time, SPIx_SOMI valid after receive edge of SPIx_CLK. Polarity = 1 Phase = 0	5		ns
8	th(SPC-SOMI) Input Hold Time, SPIx_SOMI valid after receive edge of SPIx_CLK. Polarity = 1 Phase = 1	5		ns
End of Table 7-82				

Table 7-83 SPI Switching Characteristics (Part 1 of 2)

(See [Figure 7-45](#) and [Figure 7-46](#))

No.	Parameter	Min	Max	Unit
Master Mode Timing Diagrams — Base Timings for 3 Pin Mode				
1	tc(SPC) Cycle Time, SPIx_CLK, All Master Modes	1/66MHz		ns
2	tw(SPCH) Pulse Width High, SPIx_CLK, All Master Modes	7		ns
3	tw(SPCL) Pulse Width Low, SPIx_CLK, All Master Modes	7		ns
4	td(SIMO-SPC) Setup (Delay), initial data bit valid on SPIx_SIMO to initial edge on SPIx_CLK. Polarity = 0, Phase = 0.	5		ns
4	td(SIMO-SPC) Setup (Delay), initial data bit valid on SPIx_SIMO to initial edge on SPIx_CLK. Polarity = 0, Phase = 1.	5		ns
4	td(SIMO-SPC) Setup (Delay), initial data bit valid on SPIx_SIMO to initial edge on SPIx_CLK. Polarity = 1, Phase = 0	5		ns
4	td(SIMO-SPC) Setup (Delay), initial data bit valid on SPIx_SIMO to initial edge on SPIx_CLK. Polarity = 1, Phase = 1	5		ns
5	td(SPC-SIMO) Setup (Delay), subsequent data bits valid on SPIx_SIMO to initial edge on SPIx_CLK. Polarity = 0 Phase = 0	5		ns
5	td(SPC-SIMO) Setup (Delay), subsequent data bits valid on SPIx_SIMO to initial edge on SPIx_CLK. Polarity = 0 Phase = 1	5		ns
5	td(SPC-SIMO) Setup (Delay), subsequent data bits valid on SPIx_SIMO to initial edge on SPIx_CLK. Polarity = 1 Phase = 0	5		ns
5	td(SPC-SIMO) Setup (Delay), subsequent data bits valid on SPIx_SIMO to initial edge on SPIx_CLK. Polarity = 1 Phase = 1	5		ns
6	toh(SPC-SIMO) Output hold time, SPIx_SIMO valid after receive edge of SPIx_CLK except for final bit. Polarity = 0 Phase = 0	0.5*tc - 2		ns
6	toh(SPC-SIMO) Output hold time, SPIx_SIMO valid after receive edge of SPIx_CLK except for final bit. Polarity = 0 Phase = 1	0.5*tc - 2		ns

Table 7-83 SPI Switching Characteristics (Part 2 of 2)

(See Figure 7-45 and Figure 7-46)

No.	Parameter		Min	Max	Unit
6	toh(SPC-SIMO)	Output hold time, SPIx_SIMO valid after receive edge of SPIx_CLK except for final bit. Polarity = 1 Phase = 0	$0.5 \cdot t_c - 2$		ns
6	toh(SPC-SIMO)	Output hold time, SPIx_SIMO valid after receive edge of SPIx_CLK except for final bit. Polarity = 1 Phase = 1	$0.5 \cdot t_c - 2$		ns
Additional SPI Master Timings — 4 Pin Mode with Chip Select Option					
19	td(SCS-SPC)	Delay from SPIx_SCS\ active to first SPIx_CLK. Polarity = 0 Phase = 0	$2 \cdot P_2 - 5$	$2 \cdot P_2 + 5$	ns
19	td(SCS-SPC)	Delay from SPIx_SCS\ active to first SPIx_CLK. Polarity = 0 Phase = 1	$0.5 \cdot t_c + (2 \cdot P_2) - 5$	$0.5 \cdot t_c + (2 \cdot P_2) + 5$	ns
19	td(SCS-SPC)	Delay from SPIx_SCS\ active to first SPIx_CLK. Polarity = 1 Phase = 0	$2 \cdot P_2 - 5$	$2 \cdot P_2 + 5$	ns
19	td(SCS-SPC)	Delay from SPIx_SCS\ active to first SPIx_CLK. Polarity = 1 Phase = 1	$0.5 \cdot t_c + (2 \cdot P_2) - 5$	$0.5 \cdot t_c + (2 \cdot P_2) + 5$	ns
20	td(SPC-SCS)	Delay from final SPIx_CLK edge to master deasserting SPIx_SCS\ . Polarity = 0 Phase = 0	$1 \cdot P_2 - 5$	$1 \cdot P_2 + 5$	ns
20	td(SPC-SCS)	Delay from final SPIx_CLK edge to master deasserting SPIx_SCS\ . Polarity = 0 Phase = 1	$0.5 \cdot t_c + (1 \cdot P_2) - 5$	$0.5 \cdot t_c + (1 \cdot P_2) + 5$	ns
20	td(SPC-SCS)	Delay from final SPIx_CLK edge to master deasserting SPIx_SCS\ . Polarity = 1 Phase = 0	$1 \cdot P_2 - 5$	$1 \cdot P_2 + 5$	ns
20	td(SPC-SCS)	Delay from final SPIx_CLK edge to master deasserting SPIx_SCS\ . Polarity = 1 Phase = 1	$0.5 \cdot t_c + (1 \cdot P_2) - 5$	$0.5 \cdot t_c + (1 \cdot P_2) + 5$	ns
	tw(SCSH)	Minimum inactive time on SPIx_SCS\ pin between two transfers when SPIx_SCS\ is not held using the CSHOLD feature.	$2 \cdot P_2 - 5$		ns

End of Table 7-83

Figure 7-45 SPI Master Mode Timing Diagrams — Base Timings for 3 Pin Mode





Figure 7-46 SPI Additional Timings for 4 Pin Master Mode with Chip Select Option



7.14 HyperLink Peripheral

The TMS320C6674 will include the HyperLink bus for companion chip/die interfaces. This is a four lane SerDes interface designed to operate at 12.5 Gbps per lane from pin-to-pin and at 18 Gbps per lane from die-to-die. The interface is used to connect with external accelerators. The HyperLink links must be connected with DC coupling.

The interface includes the Serial Station Management Interfaces used to send power management and flow messages between devices. This consists of four LVCMOS inputs and four LVCMOS outputs configured as two 2-wire output buses and two 2-wire input buses. Each 2-wire bus includes a data signal and a clock signal.

Table 7-84 HyperLink Peripheral Timing Requirements

See [Figure 7-47](#), [Figure 7-48](#), [Figure 7-49](#)

No.	Parameter	Min	Max	Unit
FL Interface				
1	tc(MCMTXFLCLK) Clock Period - MCMTXFLCLK (C1)	6		ns
2	tw(MCMTXFLCLKH) High Pulse Width - MCMTXFLCLK	0.4*C1	0.6*C1	ns
3	tw(MCMTXFLCLKL) Low Pulse Width - MCMTXFLCLK	0.4*C1	0.6*C1	ns
6	tsu(MCMTXFLDAT-MCMTXFLCLKH) Setup Time - MCMTXFLDAT valid before MCMTXFLCLK high	1		ns
7	th(MCMTXFLCLKH-MCMTXFLDAT) Hold Time - MCMTXFLDAT valid after MCMTXFLCLK high	1		ns
6	tsu(MCMTXFLDAT-MCMTXFLCLKL) Setup Time - MCMTXFLDAT valid before MCMTXFLCLK low	1		ns
7	th(MCMTXFLCLKL-MCMTXFLDAT) Hold Time - MCMTXFLDAT valid after MCMTXFLCLK low	1		ns
PM Interface				
1	tc(MCMRXPCLK) Clock Period - MCMRXPCLK (C3)	6		ns
2	tw(MCMRXPCLK) High Pulse Width - MCMRXPCLK	0.4*C3	0.6*C3	ns
3	tw(MCMRXPCLK) Low Pulse Width - MCMRXPCLK	0.4*C3	0.6*C3	ns
6	tsu(MCMRXPMDAT-MCMRXPCLKH) Setup Time - MCMRXPMDAT valid before MCMRXPCLK high	1		ns
7	th(MCMRXPCLKH-MCMRXPMDAT) Hold Time - MCMRXPMDAT valid after MCMRXPCLK high	1		ns
6	tsu(MCMRXPMDAT-MCMRXPCLKL) Setup Time - MCMRXPMDAT valid before MCMRXPCLK low	1		ns
7	th(MCMRXPCLKL-MCMRXPMDAT) Hold Time - MCMRXPMDAT valid after MCMRXPCLK low	1		ns

End of Table 7-84

Table 7-85 HyperLink Peripheral Switching Characteristics (Part 1 of 2)

See [Figure 7-47](#), [Figure 7-48](#), [Figure 7-49](#)

No.	Parameter	Min	Max	Unit
FL Interface				
1	tc(MCMRXFLCLK) Clock Period - MCMRXFLCLK (C2)	6		ns
2	tw(MCMRXFLCLKH) High Pulse Width - MCMRXFLCLK	0.4*C2	0.6*C2	ns
3	tw(MCMRXFLCLKL) Low Pulse Width - MCMRXFLCLK	0.4*C2	0.6*C2	ns
4	tsu(MCMRXFLDAT-MCMRXFLCLKH) Setup Time - MCMRXFLDAT valid before MCMRXFLCLK high	1.1		ns
5	toh(MCMRXFLCLKH-MCMRXFLDAT) Hold Time - MCMRXFLDAT valid after MCMRXFLCLK high	1.1		ns
4	tsu(MCMRXFLDAT-MCMRXFLCLKL) Setup Time - MCMRXFLDAT valid before MCMRXFLCLK low	1.1		ns
5	toh(MCMRXFLCLKL-MCMRXFLDAT) Hold Time - MCMRXFLDAT valid after MCMRXFLCLK low	1.1		ns
PM Interface				
1	tc(MCMTXPMCLK) Clock Period - MCMTXPMCLK (C4)	6		ns
2	tw(MCMTXPMCLK) High Pulse Width - MCMTXPMCLK	0.4*C4	0.6*C4	ns
3	tw(MCMTXPMCLK) Low Pulse Width - MCMTXPMCLK	0.4*C4	0.6*C4	ns
4	tsu(MCMTXPMDAT-MCMTXPMCLKH) Setup Time - MCMTXPMDAT valid before MCMTXPMCLK high	1.1		ns
5	toh(MCMTXPMCLKH-MCMTXPMDAT) Hold Time - MCMTXPMDAT valid after MCMTXPMCLK high	1.1		ns

TMS320C6674

Multicore Fixed and Floating-Point Digital Signal Processor

SPRS692—November 2010



www.ti.com

Table 7-85 HyperLink Peripheral Switching Characteristics (Part 2 of 2)

See [Figure 7-47](#), [Figure 7-48](#), [Figure 7-49](#)

No.	Parameter	Min	Max	Unit
4	tosu(MCMTXPMDAT-MCMTXPMCLKL) Setup Time - MCMTXPMDAT valid before MCMTXPMCLK low	1.1		ns
5	toh(MCMTXPMCLKL-MCMTXPMDAT) Hold Time - MCMTXPMDAT valid after MCMTXPMCLK low	1.1		ns

End of Table 7-85

Figure 7-47 HyperLink Station Management Clock Timing




Figure 7-48 HyperLink Station Management Transmit Timing





Figure 7-49 HyperLink Station Management Receive Timing



7.15 UART Peripheral

The universal asynchronous receiver/transmitter (UART) module provides an interface between the DSP and UART terminal interface or other UART based peripheral. UART is based on the industry standard TL16C550 asynchronous communications element, which in turn is a functional upgrade of the TL16C450. Functionally similar to the TL16C450 on power up (single character or TL16C450 mode), the UART can be placed in an alternate FIFO (TL16C550) mode. This relieves the DSP of excessive software overhead by buffering received and transmitted characters. The receiver and transmitter FIFOs store up to 16 bytes including three additional bits of error status per byte for the receiver FIFO.

The UART performs serial-to-parallel conversions on data received from a peripheral device and parallel-to-serial conversion on data received from the DSP. The DSP can read the UART status at any time. The UART includes control capability and a processor interrupt system that can be tailored to minimize software management of the communications link. For more information on UART, see the *Universal Asynchronous Receiver/Transmitter (UART) for KeyStone Devices User Guide* in [“Related Documentation from Texas Instruments”](#) on page 59.

Table 7-86 UART Timing Requirements
(see Figure 7-50 and Figure 7-51)

No.	Parameter	Min	Max	Unit
Receive Timing				
4	tw(RXSTART) Pulse width, receive start bit	0.96U	1.05U	ns
5	tw(RXH) Pulse width, receive data/parity bit high	0.96U	1.05U	ns
5	tw(RXL) Pulse width, receive data/parity bit low	0.96U	1.05U	ns
6	tw(RXSTOP1) Pulse width, receive stop bit 1	0.96U	1.05U	ns
6	tw(RXSTOP15) Pulse width, receive stop bit 1.5	0.96U	1.05U	ns
6	tw(RXSTOP2) Pulse width, receive stop bit 2	0.96U	1.05U	ns
Autoflow Timing Requirements				
8	td(CTS-L-TX) Delay time, CTS asserted to START bit transmit	P ⁽¹⁾	P	ns

End of Table 7-86

1 P = CPU/6

Figure 7-50 UART Receive Timing Waveform




Figure 7-51 UART CTS (Clear-to-Send Input) — Autoflow Timing Waveform




Table 7-87 UART Switching Characteristics
(See Figure 7-52 and Figure 7-53)

No.	Parameter		Min	Max	Unit
Transmit Timing					
1	tw(TXSTART)	Pulse width, transmit start bit	U - 2	U + 2	ns
2	tw(TXH)	Pulse width, transmit data/parity bit high	U - 2	U + 2	ns
2	tw(TXL)	Pulse width, transmit data/parity bit low	U - 2	U + 2	ns
3	tw(TXSTOP1)	Pulse width, transmit stop bit 1	U - 2	U + 2	ns
3	tw(TXSTOP15)	Pulse width, transmit stop bit 1.5	1.5 * (U - 2)	1.5 * (U + 2)	ns
3	tw(TXSTOP2)	Pulse width, transmit stop bit 2	2 * (U - 2)	2 * (U + 2)	ns
Autoflow Timing Requirements					
7	td(RX-RTSH)	Delay time, STOP bit received to RTS deasserted	P ⁽¹⁾	P	ns
End of Table 7-87					

End of Table 7-87

1 P = CPU/6

Figure 7-52 UART Transmit Timing Waveform





Figure 7-53 UART RTS (Request-to-Send Output) — Autoflow Timing Waveform



7.16 PCIe Peripheral

The 2 lane PCI express (PCIe) module on TMS320C6674 provides an interface between the DSP and other PCIe compliant devices. The PCI Express module provides low pin count, high reliability, and high-speed data transfer at rates of 5.0 Gbps per lane on the serial links. For more information, see the *Peripheral Component Interconnect Express (PCIe) for KeyStone Devices User Guide* (literature number [SPRUGS6](#)).

7.17 TSIP Peripheral

The telecom serial interface port (TSIP) module provides a glueless interface to common telecom serial data streams. For more information, see the *Telecom Serial Interface Port (TSIP) for the C66x DSP User Guide* (literature number [SPRUGY4](#)).

7.18 EMIF16 Peripheral

The EMIF16 module provides an interface between DSP and external memories such as NAND and NOR flash. For more information, see the *External Memory Interface (EMIF16) for KeyStone Devices User Guide* (literature number [SPRUGZ3](#)).

7.19 Packet Accelerator

The packet accelerator provides L2 to L4 classification functionalities. It supports classification for Ethernet, VLAN, MPLS over Ethernet, IPv4/6, GRE over IP, and other session identification over IP such as TCP and UDP ports. It maintains 8K multiple-in, multiple-out hardware queues. It also provides checksum capability as well as some QoS capabilities. It enables a single IP address to be used for a multi-core device. It can process up to 1.5 M pps. For more information, see the *Packet Accelerator (PA) for KeyStone Devices User Guide* (literature number [SPRUGS4](#)).

7.20 Security Accelerator


The security accelerator provides wire-speed processing on 1-Gbps Ethernet traffic on IPSec, SRTP, and 3GPP Air interface security protocols. It functions on the packet level with the packet and the associated security context being one of these above three types. The security accelerator is coupled with packet accelerator, and receives the packet descriptor containing the security context in the buffer descriptor, and the data to be encrypted/decrypted in the linked buffer descriptor. For more information, see the *Security Accelerator (SA) for KeyStone Devices User Guide* (literature number [SPRUGY6](#))

7.21 Ethernet MAC (EMAC)

The Ethernet media access controller (EMAC) modules provide an efficient interface between the TMS320C6674 DSP and the networked community. The EMAC supports 10Base-T (10 Mbits/second [Mbps]), and 100BaseTX (100 Mbps), in half- or full-duplex mode, and 1000BaseT (1000 Mbps) in full-duplex mode, with hardware flow control and quality-of-service (QOS) support. For more information, see the *Ethernet Media Access Control (EMAC) for KeyStone Devices User Guide* (literature number [SPRUGV9](#))

Each device has a unique MAC address. There are two registers to hold these values, MACID1 (0x02620110) and MACID2 (0x02600114). All bits of these registers are defined as follows:

Figure 7-54 MACID1 Register




Legend: R = Read only; -x, value is indeterminate

Table 7-88 MACID1 Register Field Descriptions

Bit	Field	Description
31-0	MAC ID[31-0]	MAC ID
End of Table 7-88		

Figure 7-55 MACID2 Register



Legend: R = Read only; -x, value is indeterminate

Table 7-89 MACID2 Register Field Descriptions

Bit	Field	Description
31-24	Reserved	Indeterminate
23-18	Reserved	000000
17	FLOW	MAC Flow Control 0 = Off 1 = On
16	BCAST	Default m/b-cast reception 0 = Broadcast 1 = Disabled
15-0	MAC ID[47-0]	MAC ID
End of Table 7-89		

7.22 Management Data Input/Output (MDIO)

The management data input/output (MDIO) module implements the 802.3 serial management interface to interrogate and controls up to 32 Ethernet PHY(s) connected to the device, using a shared two-wire bus. Application software uses the MDIO module to configure the auto-negotiation parameters of each PHY attached to the EMAC, retrieve the negotiation results, and configure required parameters in the EMAC module for correct operation. The module is designed to allow almost transparent operation of the MDIO interface, with very little maintenance from the core processor. For more information, see the *Ethernet Media Access Control (EMAC) for KeyStone Devices User Guide* (literature number [SPRUGV9](#))

Table 7-90 MDIO Timing Requirements

See [Figure 7-56](#)

No.	Parameter	Min	Max	Unit
1	tc(MDCLK) Cycle time, MDCLK	400		ns
	tw(MDCLKH) Pulse duration, MDCLK high	180		ns
	tw(MDCLKL) Pulse duration, MDCLK low	180		ns
4	tsu(MDIO-MDCLKH) Setup time, MDIO data input valid before MDCLK high	10		ns
5	th(MDCLKH-MDIO) Hold time, MDIO data input valid after MDCLK high	10		ns
	tt(MDCLK) Transition time, MDCLK		5	ns

End of Table 7-90

Figure 7-56 MDIO Input Timing





Table 7-91 MDIO Switching Characteristics

See [Figure 7-57](#)

No.	Parameter	Min	Max	Unit
7	td(MDCLKL-MDIO) Delay time, MDCLK low to MDIO data output valid		100	ns

End of Table 7-91

Figure 7-57 MDIO Output Timing



7.23 Timers

The timers can be used to: time events, count events, generate pulses, interrupt the CPU, and send synchronization events to the EDMA3 channel controller.

7.23.1 Timers Device-Specific Information

The TMS320C6674 device has eight 64-bit timers in total. Of which Timer0 through Timer3 are dedicated to each of the four CorePacs as a watchdog timer and can also be used as general-purpose timers. Each of other 4 timers can also be configured as a general-purpose timer only, with each timer programmed as a 64-bit timer or as two separate 32-bit timers.

When operating in 64-bit mode, the timer counts either VBUS clock cycles or input (TINPLx) pulses (rising edge) and generates an output pulse/waveform (TOUTLx) plus an internal event (TINTLx) on a software-programmable period.

When operating in 32-bit mode, the timer is split into two independent 32-bit timers. Each timer is made up of two 32-bit counters: a high counter and a low counter. The timer pins, TINPLx and TOUTLx are connected to the low counter. The timer pins, TINPHx and TOUTHx are connected to the high counter.

When operating in Watchdog mode, the timer counts down to zero and generates an event. It is a requirement that software writes to the timer before the count expires, after which the count begins again. If the count ever reaches zero, the timer event output is asserted. Reset initiated by a watch dog timer can be set by programming “[Reset Type Status Register \(RSTYPE\)](#)” on page 215 and the type of reset initiated can set by programming “[Reset Configuration Register \(RSTCFG\)](#)” on page 217. For more information, see the *64-bit Timer (Timer 64) for KeyStone Devices User Guide* (literature number [SPRUGV5](#)).

7.23.2 Timers Electrical Data/Timing

The tables and figures below describe the timing requirements and switching characteristics of Timer0 through Timer7 peripherals.


Table 7-92 **Timer Input Timing Requirements**
(see [Figure 7-58](#))

No.		Min	Max	Unit
1	$t_{w(TINPH)}$ Pulse duration, high	12C		ns
2	$t_{w(TINPL)}$ Pulse duration, low	12C		ns
End of Table 7-92				

Table 7-93 **Timer Output Switching Characteristics**
(see [Figure 7-58](#))

No.	Parameter	Min	Max	Unit
3	$t_{w(TOUTH)}$ Pulse duration, high	12C - 3		ns
4	$t_{w(TOUTL)}$ Pulse duration, low	12C - 3		ns
End of Table 7-93				

Figure 7-58 Timer Timing



7.24 Serial RapidIO (SRIO) Port

The SRIO port on the TMS320C6674 device is a high-performance, low pin-count interconnect aimed for embedded markets. The use of the RapidIO interconnect in a baseband board design can create a homogeneous interconnect environment, providing even more connectivity and control among the components. RapidIO is based on the memory and device addressing concepts of processor buses where the transaction processing is managed completely by hardware. This enables the RapidIO interconnect to lower the system cost by providing lower latency, reduced overhead of packet data processing, and higher system bandwidth, all of which are key for wireless interfaces. For more information, see the *Serial RapidIO (SRIO) for KeyStone Devices User Guide* (literature number [SPRUGW1](#)).

7.25 General-Purpose Input/Output (GPIO)

7.25.1 GPIO Device-Specific Information

On the TMS320C6674, the GPIO peripheral pins GP[15:0] are also used to latch configuration pins. For more detailed information on device/peripheral configuration and the C6674 device pin muxing, see “[Device Configuration](#)” on page 61. For more information on GPIO, see the *General Purpose Input/Output (GPIO) for KeyStone Devices User Guide* (literature number [SPRUGV1](#))

7.25.2 GPIO Electrical Data/Timing

Table 7-94 GPIO Input Timing Requirements


No.		Min	Max	Unit
1	$t_{w(GPOH)}$ Pulse duration, GPOx high	12C		ns
2	$t_{w(GPOL)}$ Pulse duration, GPOx low	12C		ns
End of Table 7-94				

Table 7-95 GPIO Output Switching Characteristics ⁽¹⁾

No.	Parameter	Min	Max	Unit
1	$t_{w(GPOH)}$ Pulse duration, GPOx high	36C - 8		ns
2	$t_{w(GPOL)}$ Pulse duration, GPOx low	36C - 8		ns
End of Table 7-95				

¹ Over recommended operating conditions.

Figure 7-59 GPIO Timing



7.26 Semaphore2

The device contains an enhanced Semaphore module for the management of shared resources of the DSP C66x CorePacs. The Semaphore enforces atomic accesses to shared chip-level resources so that the read-modify-write sequence is not broken. The semaphore block has unique interrupts to each of the cores to identify when that core has acquired the resource.

Semaphore resources within the module are not tied to specific hardware resources. It is a software requirement to allocate semaphore resources to the hardware resource(s) to be arbitrated.

The Semaphore module supports 8 masters and contains 32 semaphores to be used within the system.

There are two methods of accessing a semaphore resource:

- **Direct Access:** A core directly accesses a semaphore resource. If free, the semaphore will be granted. If not, the semaphore is not granted.
- **Indirect Access:** A core indirectly accesses a semaphore resource by writing it. Once it is free, an interrupt notifies the CPU that it is available.

7.27 Emulation Features and Capability

7.27.1 Advanced Event Triggering (AET)

The TMS320C6674 device supports Advanced Event Triggering (AET). This capability can be used to debug complex problems as well as understand performance characteristics of user applications. AET provides the following capabilities:

- **Hardware Program Breakpoints:** specify addresses or address ranges that can generate events such as halting the processor or triggering the trace capture.
- **Data Watchpoints:** specify data variable addresses, address ranges, or data values that can generate events such as halting the processor or triggering the trace capture.
- **Counters:** count the occurrence of an event or cycles for performance monitoring.
- **State Sequencing:** allows combinations of hardware program breakpoints and data watchpoints to precisely generate events for complex sequences.

For more information on AET, see the following documents:

- *Using Advanced Event Triggering to Find and Fix Intermittent Real-Time Bugs* application report (literature number [SPRA753](#))
- *Using Advanced Event Triggering to Debug Real-Time Problems in High Speed Embedded Microprocessor Systems* application report (literature number [SPRA387](#))

7.27.2 Trace

The C6674 device supports Trace. Trace is a debug technology that provides a detailed, historical account of application code execution, timing, and data accesses. Trace collects, compresses, and exports debug information for analysis. Trace works in real-time and does not impact the execution of the system.

For more information on board design guidelines for Trace Advanced Emulation, see the *60-Pin Emulation Header Technical Reference* (literature number [SPRU655](#)).

7.27.2.1 Trace Electrical Data/Timing


Table 7-96 Trace Switching Characteristics ⁽¹⁾
(see [Figure 7-60](#))

No.	Parameter	Min	Max	Unit
1	$t_w(\text{DPnH})$ Pulse duration, DPn/EMUn high	2.4		ns
1	$t_w(\text{DPnH})90\%$ Pulse duration, DPn/EMUn high detected at 90% Voh	1.5		ns
2	$t_w(\text{DPnL})$ Pulse duration, DPn/EMUn low	2.4		ns
2	$t_w(\text{DPnL})10\%$ Pulse duration, DPn/EMUn low detected at 10% Voh	1.5		ns
3	$t_{sko}(\text{DPn})$ Output skew time, time delay difference between DPn/EMUn pins configured as trace	-500	500	ps
	$t_{skp}(\text{DPn})$ Pulse skew, magnitude of difference between high-to-low (tplh) and low-to-high (tplh) propagation delays.		600	ps
	$t_{\sigma\lambda\delta\pi_o}(\text{DPn})$ Output slew rate DPn/EMUn	3.3		V/ns

End of Table 7-96

¹ Over recommended operating conditions.

Figure 7-60 Trace Timing



7.27.3 IEEE 1149.1 JTAG

The JTAG interface is used to support boundary scan and emulation of the device. The boundary scan supported allows for an asynchronous TRST and only the 5 baseline JTAG signals (e.g., no EMU[1:0]) required for boundary scan. Most interfaces on the device follow the Boundary Scan Test Specification (IEEE1149.1), while all of the SerDes (SRIO and SGMII) support the AC-coupled net test defined in *AC-Coupled Net Test Specification* (IEEE1149.6).

It is expected that all compliant devices are connected through the same JTAG interface, in daisy-chain fashion, in accordance with the specification. The JTAG interface uses 1.8-V LVCMOS buffers, compliant with the *Power Supply Voltage and Interface Standard for Nonterminated Digital Integrated Circuit Specification* (EAI/JESD8-5).

7.27.3.1 IEEE 1149.1 JTAG Compatibility Statement

For maximum reliability, the C6674 DSP includes an internal pulldown (IPD) on the TRST pin to ensure that TRST will always be asserted upon power up and the DSP's internal emulation logic will always be properly initialized when this pin is not routed out. JTAG controllers from Texas Instruments actively drive TRST high. However, some third-party JTAG controllers may not drive TRST high but expect the use of an external pullup resistor on TRST. When using this type of JTAG controller, assert TRST to initialize the DSP after powerup and externally drive TRST high before attempting any emulation or boundary scan operations.

7.27.3.2 JTAG Electrical Data/Timing

Table 7-97 JTAG Test Port Timing Requirements
(see Figure 7-61)

No.		Min	Max	Unit
1	$t_{c(TCK)}$ Cycle time, TCK	20		ns
1a	$tw(TCKH)$ Pulse duration, TCK high (40% of t_c)	8		ns
1b	$tw(TCKL)$ Pulse duration, TCK low(40% of t_c)	8		ns
3	$tsu(TDI-TCK)$ input setup time, TDI valid to TCK high	2		ns
3	$tsu(TMS-TCK)$ input setup time, TMS valid to TCK high	2		ns
4	$th(TCK-TDI)$ input hold time, TDI valid from TCK high	10		ns
4	$th(TCK-TMS)$ input hold time, TMS valid from TCK high	10		ns
End of Table 7-97				

Table 7-98 JTAG Test Port Switching Characteristics ⁽¹⁾
(see Figure 7-61)

No.	Parameter	Min	Max	Unit
2	$t_{d(TCKL-TDOV)}$ Delay time, TCK low to TDO valid		8	ns
End of Table 7-98				

¹ Over recommended operating conditions.

Figure 7-61 JTAG Test-Port Timing





Table 7-99 HS-RTDX Switching Characteristics ⁽¹⁾
(see Figure 7-62)

No.	Parameter	Min	Max	Unit
4	$t_{d(TCKH-DPn)}$ Delay time, TCK high to DPn/EMUn transition	3	25	ns
	$t_{dis(TCKH-DPZ)}$ Disable time, TCK high to DPn/EMUn hi-z	3	25	ns
	$t_{ena(TCKH-DP)}$ Enable time, TCK high to DPn/EMUn driven	3	25	ns
	$t_{sldp_o(DPn)}$ Output slew rate DPn/EMUn	1	25	V/ns

End of Table 7-99

¹ Over recommended operating conditions.

Figure 7-62 HS-RTDX Timing



8 Mechanical Data

8.1 Thermal Data

Table 8-1 shows the thermal resistance characteristics for the PBGA - CMH/GMH mechanical package.

Table 8-1 Thermal Resistance Characteristics (PBGA Package) [CMH/GMH]


No.		°C/W
1	$R\theta_{JC}$ Junction-to-case	TBD
2	$R\theta_{JB}$ Junction-to-board	TBD
End of Table 8-1		

8.2 Packaging Information

The following packaging information reflects the most current released data available for the designated device(s). This data is subject to change without notice and without revision of this document.

8.3 Package CYP

Figure 8-1 CYP (S-PBGA-N841) Pb-Free Plastic Ball Grid Array



4210712/A 01/10

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - Thermally enhanced plastic package with lid.
 - Flip chip application only.
 - Pb-free die bump and solder ball.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TMX320C6674CYP	ACTIVE	FCBGA	CYP	841	1	TBD	Call TI	Call TI	Call Local Sales Office

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

CYP (S-PBGA-N841)

PLASTIC BALL GRID ARRAY



4210712/B 02/11

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Transportation and Automotive	www.ti.com/automotive
Video and Imaging	www.ti.com/video
Wireless	www.ti.com/wireless-apps

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated